riscv identifier - Linux source code v6.6.38 - Bootlin Elixir Cross Referencer

Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.txt, line 45

Documentation/devicetree/bindings/perf/riscv,pmu.yaml, line 126

Documentation/devicetree/bindings/riscv/canaan.yaml, line 4

Documentation/devicetree/bindings/riscv/cpus.yaml

line 4
line 50
line 56
line 57
line 67
line 149
line 166
line 200

Documentation/devicetree/bindings/riscv/extensions.yaml

line 4
line 31
line 39
line 129
line 136

Documentation/devicetree/bindings/riscv/microchip.yaml, line 4

Documentation/devicetree/bindings/riscv/sifive.yaml, line 4

Documentation/devicetree/bindings/riscv/starfive.yaml, line 4

Documentation/devicetree/bindings/riscv/sunxi.yaml, line 4

Documentation/devicetree/bindings/riscv/thead.yaml, line 4

Documentation/devicetree/bindings/timer/riscv,timer.yaml, line 20

arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi, line 15

arch/riscv/boot/dts/canaan/k210.dtsi

line 38
line 54

arch/riscv/boot/dts/microchip/mpfs.dtsi

line 18
line 36
line 64
line 92
line 120

arch/riscv/boot/dts/renesas/r9a07g043f.dtsi, line 21

arch/riscv/boot/dts/sifive/fu540-c000.dtsi

line 26
line 41
line 65
line 89
line 113

arch/riscv/boot/dts/sifive/fu740-c000.dtsi

line 26
line 42
line 66
line 90
line 114

arch/riscv/boot/dts/starfive/jh7100.dtsi

line 21
line 46

arch/riscv/boot/dts/starfive/jh7110.dtsi

line 23
line 41
line 71
line 101
line 131

arch/riscv/boot/dts/thead/th1520.dtsi

line 20
line 41
line 62
line 83