Documented in 12 files:

• Documentation/devicetree/bindings/cpu/cpu-topology.txt
  • line 525
  • line 531
  • line 536
  • line 541
  • line 552
• Documentation/devicetree/bindings/cpu/idle-states.yaml
  • line 265
  • line 268
  • line 718
  • line 734
  • line 750
  • line 766
• Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.txt, line 45
• Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml, line 91
• Documentation/devicetree/bindings/riscv/canaan.yaml, line 4
• Documentation/devicetree/bindings/riscv/cpus.yaml
  • line 4
  • line 42
  • line 48
  • line 49
  • line 59
  • line 77
  • line 129
  • line 144
  • line 176
• Documentation/devicetree/bindings/riscv/microchip.yaml, line 4
• Documentation/devicetree/bindings/riscv/sifive,ccache0.yaml, line 5
• Documentation/devicetree/bindings/riscv/sifive.yaml, line 4
• Documentation/devicetree/bindings/riscv/starfive.yaml, line 4
• Documentation/devicetree/bindings/timer/sifive,clint.yaml, line 21
• Documentation/devicetree/bindings/vendor-prefixes.yaml, line 1080

No definitions found in the database

Referenced in 5 files:

• arch/riscv/boot/dts/canaan/k210.dtsi
  • line 38
  • line 54
• arch/riscv/boot/dts/microchip/mpfs.dtsi
  • line 18
  • line 36
  • line 64
  • line 92
  • line 120
• arch/riscv/boot/dts/sifive/fu540-c000.dtsi
  • line 26
  • line 41
  • line 65
  • line 89
  • line 113
• arch/riscv/boot/dts/sifive/fu740-c000.dtsi
  • line 26
  • line 42
  • line 66
  • line 90
  • line 114
• arch/riscv/boot/dts/starfive/jh7100.dtsi
  • line 21
  • line 46