Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 | [ { "BriefDescription": "Counts the number of lfclk ticks", "EventCode": "0x01", "EventName": "UNC_CXLCM_CLOCKTICKS", "PerPkg": "1", "UMask": "0x2", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Mem Rxx AGF 0", "EventCode": "0x43", "EventName": "UNC_CXLCM_RxC_AGF_INSERTS.CACHE_DATA", "PerPkg": "1", "UMask": "0x8", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Cache Req AGF0", "EventCode": "0x43", "EventName": "UNC_CXLCM_RxC_AGF_INSERTS.CACHE_REQ0", "PerPkg": "1", "UMask": "0x1", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Cache Rsp AGF", "EventCode": "0x43", "EventName": "UNC_CXLCM_RxC_AGF_INSERTS.CACHE_REQ1", "PerPkg": "1", "UMask": "0x2", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Cache Data AGF", "EventCode": "0x43", "EventName": "UNC_CXLCM_RxC_AGF_INSERTS.CACHE_RSP0", "PerPkg": "1", "UMask": "0x4", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Cache Rsp AGF", "EventCode": "0x43", "EventName": "UNC_CXLCM_RxC_AGF_INSERTS.CACHE_RSP1", "PerPkg": "1", "UMask": "0x40", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Cache Req AGF 1", "EventCode": "0x43", "EventName": "UNC_CXLCM_RxC_AGF_INSERTS.MEM_DATA", "PerPkg": "1", "UMask": "0x20", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Mem Data AGF", "EventCode": "0x43", "EventName": "UNC_CXLCM_RxC_AGF_INSERTS.MEM_REQ", "PerPkg": "1", "UMask": "0x10", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of Flits with AK set", "EventCode": "0x4b", "EventName": "UNC_CXLCM_RxC_FLITS.AK_HDR", "PerPkg": "1", "UMask": "0x10", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of Flits with BE set", "EventCode": "0x4b", "EventName": "UNC_CXLCM_RxC_FLITS.BE_HDR", "PerPkg": "1", "UMask": "0x20", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of control flits received", "EventCode": "0x4b", "EventName": "UNC_CXLCM_RxC_FLITS.CTRL", "PerPkg": "1", "UMask": "0x4", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of Headerless flits received", "EventCode": "0x4b", "EventName": "UNC_CXLCM_RxC_FLITS.NO_HDR", "PerPkg": "1", "UMask": "0x8", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of protocol flits received", "EventCode": "0x4b", "EventName": "UNC_CXLCM_RxC_FLITS.PROT", "PerPkg": "1", "UMask": "0x2", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of Flits with SZ set", "EventCode": "0x4b", "EventName": "UNC_CXLCM_RxC_FLITS.SZ_HDR", "PerPkg": "1", "UMask": "0x40", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of flits received", "EventCode": "0x4b", "EventName": "UNC_CXLCM_RxC_FLITS.VALID", "PerPkg": "1", "UMask": "0x1", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of valid messages in the flit", "EventCode": "0x4b", "EventName": "UNC_CXLCM_RxC_FLITS.VALID_MSG", "PerPkg": "1", "UMask": "0x80", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of CRC errors detected", "EventCode": "0x40", "EventName": "UNC_CXLCM_RxC_MISC.CRC_ERRORS", "PerPkg": "1", "UMask": "0x8", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of Init flits sent", "EventCode": "0x40", "EventName": "UNC_CXLCM_RxC_MISC.INIT", "PerPkg": "1", "UMask": "0x4", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of LLCRD flits sent", "EventCode": "0x40", "EventName": "UNC_CXLCM_RxC_MISC.LLCRD", "PerPkg": "1", "UMask": "0x1", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of Retry flits sent", "EventCode": "0x40", "EventName": "UNC_CXLCM_RxC_MISC.RETRY", "PerPkg": "1", "UMask": "0x2", "Unit": "CXLCM" }, { "BriefDescription": "Number of cycles the Packing Buffer is Full", "EventCode": "0x52", "EventName": "UNC_CXLCM_RxC_PACK_BUF_FULL.CACHE_DATA", "PerPkg": "1", "UMask": "0x4", "Unit": "CXLCM" }, { "BriefDescription": "Number of cycles the Packing Buffer is Full", "EventCode": "0x52", "EventName": "UNC_CXLCM_RxC_PACK_BUF_FULL.CACHE_REQ", "PerPkg": "1", "UMask": "0x1", "Unit": "CXLCM" }, { "BriefDescription": "Number of cycles the Packing Buffer is Full", "EventCode": "0x52", "EventName": "UNC_CXLCM_RxC_PACK_BUF_FULL.CACHE_RSP", "PerPkg": "1", "UMask": "0x2", "Unit": "CXLCM" }, { "BriefDescription": "Number of cycles the Packing Buffer is Full", "EventCode": "0x52", "EventName": "UNC_CXLCM_RxC_PACK_BUF_FULL.MEM_DATA", "PerPkg": "1", "UMask": "0x10", "Unit": "CXLCM" }, { "BriefDescription": "Number of cycles the Packing Buffer is Full", "EventCode": "0x52", "EventName": "UNC_CXLCM_RxC_PACK_BUF_FULL.MEM_REQ", "PerPkg": "1", "UMask": "0x8", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Cache Data Packing buffer", "EventCode": "0x41", "EventName": "UNC_CXLCM_RxC_PACK_BUF_INSERTS.CACHE_DATA", "PerPkg": "1", "UMask": "0x4", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Cache Req Packing buffer", "EventCode": "0x41", "EventName": "UNC_CXLCM_RxC_PACK_BUF_INSERTS.CACHE_REQ", "PerPkg": "1", "UMask": "0x1", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Cache Rsp Packing buffer", "EventCode": "0x41", "EventName": "UNC_CXLCM_RxC_PACK_BUF_INSERTS.CACHE_RSP", "PerPkg": "1", "UMask": "0x2", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Mem Data Packing buffer", "EventCode": "0x41", "EventName": "UNC_CXLCM_RxC_PACK_BUF_INSERTS.MEM_DATA", "PerPkg": "1", "UMask": "0x10", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Mem Rxx Packing buffer", "EventCode": "0x41", "EventName": "UNC_CXLCM_RxC_PACK_BUF_INSERTS.MEM_REQ", "PerPkg": "1", "UMask": "0x8", "Unit": "CXLCM" }, { "BriefDescription": "Number of cycles of Not Empty for Cache Data Packing buffer", "EventCode": "0x42", "EventName": "UNC_CXLCM_RxC_PACK_BUF_NE.CACHE_DATA", "PerPkg": "1", "UMask": "0x4", "Unit": "CXLCM" }, { "BriefDescription": "Number of cycles of Not Empty for Cache Req Packing buffer", "EventCode": "0x42", "EventName": "UNC_CXLCM_RxC_PACK_BUF_NE.CACHE_REQ", "PerPkg": "1", "UMask": "0x1", "Unit": "CXLCM" }, { "BriefDescription": "Number of cycles of Not Empty for Cache Rsp Packing buffer", "EventCode": "0x42", "EventName": "UNC_CXLCM_RxC_PACK_BUF_NE.CACHE_RSP", "PerPkg": "1", "UMask": "0x2", "Unit": "CXLCM" }, { "BriefDescription": "Number of cycles of Not Empty for Mem Data Packing buffer", "EventCode": "0x42", "EventName": "UNC_CXLCM_RxC_PACK_BUF_NE.MEM_DATA", "PerPkg": "1", "UMask": "0x10", "Unit": "CXLCM" }, { "BriefDescription": "Number of cycles of Not Empty for Mem Rxx Packing buffer", "EventCode": "0x42", "EventName": "UNC_CXLCM_RxC_PACK_BUF_NE.MEM_REQ", "PerPkg": "1", "UMask": "0x8", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of Flits with AK set", "EventCode": "0x05", "EventName": "UNC_CXLCM_TxC_FLITS.AK_HDR", "PerPkg": "1", "UMask": "0x10", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of Flits with BE set", "EventCode": "0x05", "EventName": "UNC_CXLCM_TxC_FLITS.BE_HDR", "PerPkg": "1", "UMask": "0x20", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of control flits packed", "EventCode": "0x05", "EventName": "UNC_CXLCM_TxC_FLITS.CTRL", "PerPkg": "1", "UMask": "0x4", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of Headerless flits packed", "EventCode": "0x05", "EventName": "UNC_CXLCM_TxC_FLITS.NO_HDR", "PerPkg": "1", "UMask": "0x8", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of protocol flits packed", "EventCode": "0x05", "EventName": "UNC_CXLCM_TxC_FLITS.PROT", "PerPkg": "1", "UMask": "0x2", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of Flits with SZ set", "EventCode": "0x05", "EventName": "UNC_CXLCM_TxC_FLITS.SZ_HDR", "PerPkg": "1", "UMask": "0x40", "Unit": "CXLCM" }, { "BriefDescription": "Count the number of flits packed", "EventCode": "0x05", "EventName": "UNC_CXLCM_TxC_FLITS.VALID", "PerPkg": "1", "UMask": "0x1", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Cache Data Packing buffer", "EventCode": "0x02", "EventName": "UNC_CXLCM_TxC_PACK_BUF_INSERTS.CACHE_DATA", "PerPkg": "1", "UMask": "0x4", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Cache Req Packing buffer", "EventCode": "0x02", "EventName": "UNC_CXLCM_TxC_PACK_BUF_INSERTS.CACHE_REQ0", "PerPkg": "1", "UMask": "0x1", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Cache Rsp1 Packing buffer", "EventCode": "0x02", "EventName": "UNC_CXLCM_TxC_PACK_BUF_INSERTS.CACHE_REQ1", "PerPkg": "1", "UMask": "0x40", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Cache Rsp0 Packing buffer", "EventCode": "0x02", "EventName": "UNC_CXLCM_TxC_PACK_BUF_INSERTS.CACHE_RSP0", "PerPkg": "1", "UMask": "0x2", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Cache Req Packing buffer", "EventCode": "0x02", "EventName": "UNC_CXLCM_TxC_PACK_BUF_INSERTS.CACHE_RSP1", "PerPkg": "1", "UMask": "0x20", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Mem Data Packing buffer", "EventCode": "0x02", "EventName": "UNC_CXLCM_TxC_PACK_BUF_INSERTS.MEM_DATA", "PerPkg": "1", "UMask": "0x10", "Unit": "CXLCM" }, { "BriefDescription": "Number of Allocation to Mem Rxx Packing buffer", "EventCode": "0x02", "EventName": "UNC_CXLCM_TxC_PACK_BUF_INSERTS.MEM_REQ", "PerPkg": "1", "UMask": "0x8", "Unit": "CXLCM" }, { "BriefDescription": "Counts the number of uclk ticks", "EventCode": "0x01", "EventName": "UNC_CXLDP_CLOCKTICKS", "PerPkg": "1", "UMask": "0x1", "Unit": "CXLDP" }, { "BriefDescription": "Number of Allocation to M2S Data AGF", "EventCode": "0x02", "EventName": "UNC_CXLDP_TxC_AGF_INSERTS.M2S_DATA", "PerPkg": "1", "UMask": "0x20", "Unit": "CXLDP" }, { "BriefDescription": "Number of Allocation to M2S Req AGF", "EventCode": "0x02", "EventName": "UNC_CXLDP_TxC_AGF_INSERTS.M2S_REQ", "PerPkg": "1", "UMask": "0x10", "Unit": "CXLDP" }, { "BriefDescription": "Number of Allocation to U2C Data AGF", "EventCode": "0x02", "EventName": "UNC_CXLDP_TxC_AGF_INSERTS.U2C_DATA", "PerPkg": "1", "UMask": "0x8", "Unit": "CXLDP" }, { "BriefDescription": "Number of Allocation to U2C Req AGF", "EventCode": "0x02", "EventName": "UNC_CXLDP_TxC_AGF_INSERTS.U2C_REQ", "PerPkg": "1", "UMask": "0x1", "Unit": "CXLDP" }, { "BriefDescription": "Number of Allocation to U2C Rsp AGF 0", "EventCode": "0x02", "EventName": "UNC_CXLDP_TxC_AGF_INSERTS.U2C_RSP0", "PerPkg": "1", "UMask": "0x2", "Unit": "CXLDP" }, { "BriefDescription": "Number of Allocation to U2C Rsp AGF 1", "EventCode": "0x02", "EventName": "UNC_CXLDP_TxC_AGF_INSERTS.U2C_RSP1", "PerPkg": "1", "UMask": "0x4", "Unit": "CXLDP" } ] |