Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 | /* SPDX-License-Identifier: GPL-2.0+ */ /* * Driver for Realtek PCI-Express card reader * * Copyright(c) 2009-2013 Realtek Semiconductor Corp. All rights reserved. * * Author: * Wei WANG (wei_wang@realsil.com.cn) * Micky Ching (micky_ching@realsil.com.cn) */ #ifndef __REALTEK_RTSX_CARD_H #define __REALTEK_RTSX_CARD_H #include "rtsx.h" #include "rtsx_chip.h" #include "rtsx_transport.h" #include "sd.h" #define SSC_POWER_DOWN 0x01 #define SD_OC_POWER_DOWN 0x02 #define MS_OC_POWER_DOWN 0x04 #define ALL_POWER_DOWN 0x07 #define OC_POWER_DOWN 0x06 #define PMOS_STRG_MASK 0x10 #define PMOS_STRG_800mA 0x10 #define PMOS_STRG_400mA 0x00 #define POWER_OFF 0x03 #define PARTIAL_POWER_ON 0x01 #define POWER_ON 0x00 #define MS_POWER_OFF 0x0C #define MS_PARTIAL_POWER_ON 0x04 #define MS_POWER_ON 0x00 #define MS_POWER_MASK 0x0C #define SD_POWER_OFF 0x03 #define SD_PARTIAL_POWER_ON 0x01 #define SD_POWER_ON 0x00 #define SD_POWER_MASK 0x03 #define XD_OUTPUT_EN 0x02 #define SD_OUTPUT_EN 0x04 #define MS_OUTPUT_EN 0x08 #define SPI_OUTPUT_EN 0x10 #define CLK_LOW_FREQ 0x01 #define CLK_DIV_1 0x01 #define CLK_DIV_2 0x02 #define CLK_DIV_4 0x03 #define CLK_DIV_8 0x04 #define SSC_80 0 #define SSC_100 1 #define SSC_120 2 #define SSC_150 3 #define SSC_200 4 #define XD_CLK_EN 0x02 #define SD_CLK_EN 0x04 #define MS_CLK_EN 0x08 #define SPI_CLK_EN 0x10 #define XD_MOD_SEL 1 #define SD_MOD_SEL 2 #define MS_MOD_SEL 3 #define SPI_MOD_SEL 4 #define CHANGE_CLK 0x01 #define SD_CRC7_ERR 0x80 #define SD_CRC16_ERR 0x40 #define SD_CRC_WRITE_ERR 0x20 #define SD_CRC_WRITE_ERR_MASK 0x1C #define GET_CRC_TIME_OUT 0x02 #define SD_TUNING_COMPARE_ERR 0x01 #define SD_RSP_80CLK_TIMEOUT 0x01 #define SD_CLK_TOGGLE_EN 0x80 #define SD_CLK_FORCE_STOP 0x40 #define SD_DAT3_STATUS 0x10 #define SD_DAT2_STATUS 0x08 #define SD_DAT1_STATUS 0x04 #define SD_DAT0_STATUS 0x02 #define SD_CMD_STATUS 0x01 #define SD_IO_USING_1V8 0x80 #define SD_IO_USING_3V3 0x7F #define TYPE_A_DRIVING 0x00 #define TYPE_B_DRIVING 0x01 #define TYPE_C_DRIVING 0x02 #define TYPE_D_DRIVING 0x03 #define DDR_FIX_RX_DAT 0x00 #define DDR_VAR_RX_DAT 0x80 #define DDR_FIX_RX_DAT_EDGE 0x00 #define DDR_FIX_RX_DAT_14_DELAY 0x40 #define DDR_FIX_RX_CMD 0x00 #define DDR_VAR_RX_CMD 0x20 #define DDR_FIX_RX_CMD_POS_EDGE 0x00 #define DDR_FIX_RX_CMD_14_DELAY 0x10 #define SD20_RX_POS_EDGE 0x00 #define SD20_RX_14_DELAY 0x08 #define SD20_RX_SEL_MASK 0x08 #define DDR_FIX_TX_CMD_DAT 0x00 #define DDR_VAR_TX_CMD_DAT 0x80 #define DDR_FIX_TX_DAT_14_TSU 0x00 #define DDR_FIX_TX_DAT_12_TSU 0x40 #define DDR_FIX_TX_CMD_NEG_EDGE 0x00 #define DDR_FIX_TX_CMD_14_AHEAD 0x20 #define SD20_TX_NEG_EDGE 0x00 #define SD20_TX_14_AHEAD 0x10 #define SD20_TX_SEL_MASK 0x10 #define DDR_VAR_SDCLK_POL_SWAP 0x01 #define SD_TRANSFER_START 0x80 #define SD_TRANSFER_END 0x40 #define SD_STAT_IDLE 0x20 #define SD_TRANSFER_ERR 0x10 #define SD_TM_NORMAL_WRITE 0x00 #define SD_TM_AUTO_WRITE_3 0x01 #define SD_TM_AUTO_WRITE_4 0x02 #define SD_TM_AUTO_READ_3 0x05 #define SD_TM_AUTO_READ_4 0x06 #define SD_TM_CMD_RSP 0x08 #define SD_TM_AUTO_WRITE_1 0x09 #define SD_TM_AUTO_WRITE_2 0x0A #define SD_TM_NORMAL_READ 0x0C #define SD_TM_AUTO_READ_1 0x0D #define SD_TM_AUTO_READ_2 0x0E #define SD_TM_AUTO_TUNING 0x0F #define PHASE_CHANGE 0x80 #define PHASE_NOT_RESET 0x40 #define DCMPS_CHANGE 0x80 #define DCMPS_CHANGE_DONE 0x40 #define DCMPS_ERROR 0x20 #define DCMPS_CURRENT_PHASE 0x1F #define SD_CLK_DIVIDE_0 0x00 #define SD_CLK_DIVIDE_256 0xC0 #define SD_CLK_DIVIDE_128 0x80 #define SD_BUS_WIDTH_1 0x00 #define SD_BUS_WIDTH_4 0x01 #define SD_BUS_WIDTH_8 0x02 #define SD_ASYNC_FIFO_NOT_RST 0x10 #define SD_20_MODE 0x00 #define SD_DDR_MODE 0x04 #define SD_30_MODE 0x08 #define SD_CLK_DIVIDE_MASK 0xC0 #define SD_CMD_IDLE 0x80 #define SD_DATA_IDLE 0x80 #define DCM_RESET 0x08 #define DCM_LOCKED 0x04 #define DCM_208M 0x00 #define DCM_TX 0x01 #define DCM_RX 0x02 #define DRP_START 0x80 #define DRP_DONE 0x40 #define DRP_WRITE 0x80 #define DRP_READ 0x00 #define DCM_WRITE_ADDRESS_50 0x50 #define DCM_WRITE_ADDRESS_51 0x51 #define DCM_READ_ADDRESS_00 0x00 #define DCM_READ_ADDRESS_51 0x51 #define SD_CALCULATE_CRC7 0x00 #define SD_NO_CALCULATE_CRC7 0x80 #define SD_CHECK_CRC16 0x00 #define SD_NO_CHECK_CRC16 0x40 #define SD_NO_CHECK_WAIT_CRC_TO 0x20 #define SD_WAIT_BUSY_END 0x08 #define SD_NO_WAIT_BUSY_END 0x00 #define SD_CHECK_CRC7 0x00 #define SD_NO_CHECK_CRC7 0x04 #define SD_RSP_LEN_0 0x00 #define SD_RSP_LEN_6 0x01 #define SD_RSP_LEN_17 0x02 #define SD_RSP_TYPE_R0 0x04 #define SD_RSP_TYPE_R1 0x01 #define SD_RSP_TYPE_R1b 0x09 #define SD_RSP_TYPE_R2 0x02 #define SD_RSP_TYPE_R3 0x05 #define SD_RSP_TYPE_R4 0x05 #define SD_RSP_TYPE_R5 0x01 #define SD_RSP_TYPE_R6 0x01 #define SD_RSP_TYPE_R7 0x01 #define SD_RSP_80CLK_TIMEOUT_EN 0x01 #define SAMPLE_TIME_RISING 0x00 #define SAMPLE_TIME_FALLING 0x80 #define PUSH_TIME_DEFAULT 0x00 #define PUSH_TIME_ODD 0x40 #define NO_EXTEND_TOGGLE 0x00 #define EXTEND_TOGGLE_CHK 0x20 #define MS_BUS_WIDTH_1 0x00 #define MS_BUS_WIDTH_4 0x10 #define MS_BUS_WIDTH_8 0x18 #define MS_2K_SECTOR_MODE 0x04 #define MS_512_SECTOR_MODE 0x00 #define MS_TOGGLE_TIMEOUT_EN 0x00 #define MS_TOGGLE_TIMEOUT_DISEN 0x01 #define MS_NO_CHECK_INT 0x02 #define WAIT_INT 0x80 #define NO_WAIT_INT 0x00 #define NO_AUTO_READ_INT_REG 0x00 #define AUTO_READ_INT_REG 0x40 #define MS_CRC16_ERR 0x20 #define MS_RDY_TIMEOUT 0x10 #define MS_INT_CMDNK 0x08 #define MS_INT_BREQ 0x04 #define MS_INT_ERR 0x02 #define MS_INT_CED 0x01 #define MS_TRANSFER_START 0x80 #define MS_TRANSFER_END 0x40 #define MS_TRANSFER_ERR 0x20 #define MS_BS_STATE 0x10 #define MS_TM_READ_BYTES 0x00 #define MS_TM_NORMAL_READ 0x01 #define MS_TM_WRITE_BYTES 0x04 #define MS_TM_NORMAL_WRITE 0x05 #define MS_TM_AUTO_READ 0x08 #define MS_TM_AUTO_WRITE 0x0C #define CARD_SHARE_MASK 0x0F #define CARD_SHARE_MULTI_LUN 0x00 #define CARD_SHARE_NORMAL 0x00 #define CARD_SHARE_48_XD 0x02 #define CARD_SHARE_48_SD 0x04 #define CARD_SHARE_48_MS 0x08 #define CARD_SHARE_BAROSSA_XD 0x00 #define CARD_SHARE_BAROSSA_SD 0x01 #define CARD_SHARE_BAROSSA_MS 0x02 #define MS_DRIVE_8 0x00 #define MS_DRIVE_4 0x40 #define MS_DRIVE_12 0x80 #define SD_DRIVE_8 0x00 #define SD_DRIVE_4 0x10 #define SD_DRIVE_12 0x20 #define XD_DRIVE_8 0x00 #define XD_DRIVE_4 0x04 #define XD_DRIVE_12 0x08 #define SPI_STOP 0x01 #define XD_STOP 0x02 #define SD_STOP 0x04 #define MS_STOP 0x08 #define SPI_CLR_ERR 0x10 #define XD_CLR_ERR 0x20 #define SD_CLR_ERR 0x40 #define MS_CLR_ERR 0x80 #define CRC_FIX_CLK (0x00 << 0) #define CRC_VAR_CLK0 (0x01 << 0) #define CRC_VAR_CLK1 (0x02 << 0) #define SD30_FIX_CLK (0x00 << 2) #define SD30_VAR_CLK0 (0x01 << 2) #define SD30_VAR_CLK1 (0x02 << 2) #define SAMPLE_FIX_CLK (0x00 << 4) #define SAMPLE_VAR_CLK0 (0x01 << 4) #define SAMPLE_VAR_CLK1 (0x02 << 4) #define SDIO_VER_20 0x80 #define SDIO_VER_10 0x00 #define SDIO_VER_CHG 0x40 #define SDIO_BUS_AUTO_SWITCH 0x10 #define PINGPONG_BUFFER 0x01 #define RING_BUFFER 0x00 #define RB_FLUSH 0x80 #define DMA_DONE_INT_EN 0x80 #define SUSPEND_INT_EN 0x40 #define LINK_RDY_INT_EN 0x20 #define LINK_DOWN_INT_EN 0x10 #define DMA_DONE_INT 0x80 #define SUSPEND_INT 0x40 #define LINK_RDY_INT 0x20 #define LINK_DOWN_INT 0x10 #define MRD_ERR_INT_EN 0x40 #define MWR_ERR_INT_EN 0x20 #define SCSI_CMD_INT_EN 0x10 #define TLP_RCV_INT_EN 0x08 #define TLP_TRSMT_INT_EN 0x04 #define MRD_COMPLETE_INT_EN 0x02 #define MWR_COMPLETE_INT_EN 0x01 #define MRD_ERR_INT 0x40 #define MWR_ERR_INT 0x20 #define SCSI_CMD_INT 0x10 #define TLP_RX_INT 0x08 #define TLP_TX_INT 0x04 #define MRD_COMPLETE_INT 0x02 #define MWR_COMPLETE_INT 0x01 #define MSG_RX_INT_EN 0x08 #define MRD_RX_INT_EN 0x04 #define MWR_RX_INT_EN 0x02 #define CPLD_RX_INT_EN 0x01 #define MSG_RX_INT 0x08 #define MRD_RX_INT 0x04 #define MWR_RX_INT 0x02 #define CPLD_RX_INT 0x01 #define MSG_TX_INT_EN 0x08 #define MRD_TX_INT_EN 0x04 #define MWR_TX_INT_EN 0x02 #define CPLD_TX_INT_EN 0x01 #define MSG_TX_INT 0x08 #define MRD_TX_INT 0x04 #define MWR_TX_INT 0x02 #define CPLD_TX_INT 0x01 #define DMA_RST 0x80 #define DMA_BUSY 0x04 #define DMA_DIR_TO_CARD 0x00 #define DMA_DIR_FROM_CARD 0x02 #define DMA_EN 0x01 #define DMA_128 (0 << 4) #define DMA_256 (1 << 4) #define DMA_512 (2 << 4) #define DMA_1024 (3 << 4) #define DMA_PACK_SIZE_MASK 0x30 #define XD_PWR_OFF_DELAY0 0x00 #define XD_PWR_OFF_DELAY1 0x02 #define XD_PWR_OFF_DELAY2 0x04 #define XD_PWR_OFF_DELAY3 0x06 #define XD_AUTO_PWR_OFF_EN 0xF7 #define XD_NO_AUTO_PWR_OFF 0x08 #define XD_TIME_RWN_1 0x00 #define XD_TIME_RWN_STEP 0x20 #define XD_TIME_RW_1 0x00 #define XD_TIME_RW_STEP 0x04 #define XD_TIME_SETUP_1 0x00 #define XD_TIME_SETUP_STEP 0x01 #define XD_ECC2_UNCORRECTABLE 0x80 #define XD_ECC2_ERROR 0x40 #define XD_ECC1_UNCORRECTABLE 0x20 #define XD_ECC1_ERROR 0x10 #define XD_RDY 0x04 #define XD_CE_EN 0xFD #define XD_CE_DISEN 0x02 #define XD_WP_EN 0xFE #define XD_WP_DISEN 0x01 #define XD_TRANSFER_START 0x80 #define XD_TRANSFER_END 0x40 #define XD_PPB_EMPTY 0x20 #define XD_RESET 0x00 #define XD_ERASE 0x01 #define XD_READ_STATUS 0x02 #define XD_READ_ID 0x03 #define XD_READ_REDUNDANT 0x04 #define XD_READ_PAGES 0x05 #define XD_SET_CMD 0x06 #define XD_NORMAL_READ 0x07 #define XD_WRITE_PAGES 0x08 #define XD_NORMAL_WRITE 0x09 #define XD_WRITE_REDUNDANT 0x0A #define XD_SET_ADDR 0x0B #define XD_PPB_TO_SIE 0x80 #define XD_TO_PPB_ONLY 0x00 #define XD_BA_TRANSFORM 0x40 #define XD_BA_NO_TRANSFORM 0x00 #define XD_NO_CALC_ECC 0x20 #define XD_CALC_ECC 0x00 #define XD_IGNORE_ECC 0x10 #define XD_CHECK_ECC 0x00 #define XD_DIRECT_TO_RB 0x08 #define XD_ADDR_LENGTH_0 0x00 #define XD_ADDR_LENGTH_1 0x01 #define XD_ADDR_LENGTH_2 0x02 #define XD_ADDR_LENGTH_3 0x03 #define XD_ADDR_LENGTH_4 0x04 #define XD_GPG 0xFF #define XD_BPG 0x00 #define XD_GBLK 0xFF #define XD_LATER_BBLK 0xF0 #define XD_ECC2_ALL1 0x80 #define XD_ECC1_ALL1 0x40 #define XD_BA2_ALL0 0x20 #define XD_BA1_ALL0 0x10 #define XD_BA1_BA2_EQL 0x04 #define XD_BA2_VALID 0x02 #define XD_BA1_VALID 0x01 #define XD_PGSTS_ZEROBIT_OVER4 0x00 #define XD_PGSTS_NOT_FF 0x02 #define XD_AUTO_CHK_DATA_STATUS 0x01 #define RSTB_MODE_DETECT 0x80 #define MODE_OUT_VLD 0x40 #define MODE_OUT_0_NONE 0x00 #define MODE_OUT_10_NONE 0x04 #define MODE_OUT_10_47 0x05 #define MODE_OUT_10_180 0x06 #define MODE_OUT_10_680 0x07 #define MODE_OUT_16_NONE 0x08 #define MODE_OUT_16_47 0x09 #define MODE_OUT_16_180 0x0A #define MODE_OUT_16_680 0x0B #define MODE_OUT_NONE_NONE 0x0C #define MODE_OUT_NONE_47 0x0D #define MODE_OUT_NONE_180 0x0E #define MODE_OUT_NONE_680 0x0F #define CARD_OC_INT_EN 0x20 #define CARD_DETECT_EN 0x08 #define MS_DETECT_EN 0x80 #define MS_OCP_INT_EN 0x40 #define MS_OCP_INT_CLR 0x20 #define MS_OC_CLR 0x10 #define SD_DETECT_EN 0x08 #define SD_OCP_INT_EN 0x04 #define SD_OCP_INT_CLR 0x02 #define SD_OC_CLR 0x01 #define CARD_OCP_DETECT 0x80 #define CARD_OC_NOW 0x08 #define CARD_OC_EVER 0x04 #define MS_OCP_DETECT 0x80 #define MS_OC_NOW 0x40 #define MS_OC_EVER 0x20 #define SD_OCP_DETECT 0x08 #define SD_OC_NOW 0x04 #define SD_OC_EVER 0x02 #define CARD_OC_INT_CLR 0x08 #define CARD_OC_CLR 0x02 #define SD_OCP_GLITCH_MASK 0x07 #define SD_OCP_GLITCH_6_4 0x00 #define SD_OCP_GLITCH_64 0x01 #define SD_OCP_GLITCH_640 0x02 #define SD_OCP_GLITCH_1000 0x03 #define SD_OCP_GLITCH_2000 0x04 #define SD_OCP_GLITCH_4000 0x05 #define SD_OCP_GLITCH_8000 0x06 #define SD_OCP_GLITCH_10000 0x07 #define MS_OCP_GLITCH_MASK 0x70 #define MS_OCP_GLITCH_6_4 (0x00 << 4) #define MS_OCP_GLITCH_64 (0x01 << 4) #define MS_OCP_GLITCH_640 (0x02 << 4) #define MS_OCP_GLITCH_1000 (0x03 << 4) #define MS_OCP_GLITCH_2000 (0x04 << 4) #define MS_OCP_GLITCH_4000 (0x05 << 4) #define MS_OCP_GLITCH_8000 (0x06 << 4) #define MS_OCP_GLITCH_10000 (0x07 << 4) #define OCP_TIME_60 0x00 #define OCP_TIME_100 (0x01 << 3) #define OCP_TIME_200 (0x02 << 3) #define OCP_TIME_400 (0x03 << 3) #define OCP_TIME_600 (0x04 << 3) #define OCP_TIME_800 (0x05 << 3) #define OCP_TIME_1100 (0x06 << 3) #define OCP_TIME_MASK 0x38 #define MS_OCP_TIME_60 0x00 #define MS_OCP_TIME_100 (0x01 << 4) #define MS_OCP_TIME_200 (0x02 << 4) #define MS_OCP_TIME_400 (0x03 << 4) #define MS_OCP_TIME_600 (0x04 << 4) #define MS_OCP_TIME_800 (0x05 << 4) #define MS_OCP_TIME_1100 (0x06 << 4) #define MS_OCP_TIME_MASK 0x70 #define SD_OCP_TIME_60 0x00 #define SD_OCP_TIME_100 0x01 #define SD_OCP_TIME_200 0x02 #define SD_OCP_TIME_400 0x03 #define SD_OCP_TIME_600 0x04 #define SD_OCP_TIME_800 0x05 #define SD_OCP_TIME_1100 0x06 #define SD_OCP_TIME_MASK 0x07 #define OCP_THD_315_417 0x00 #define OCP_THD_283_783 (0x01 << 6) #define OCP_THD_244_946 (0x02 << 6) #define OCP_THD_191_1080 (0x03 << 6) #define OCP_THD_MASK 0xC0 #define MS_OCP_THD_450 0x00 #define MS_OCP_THD_550 (0x01 << 4) #define MS_OCP_THD_650 (0x02 << 4) #define MS_OCP_THD_750 (0x03 << 4) #define MS_OCP_THD_850 (0x04 << 4) #define MS_OCP_THD_950 (0x05 << 4) #define MS_OCP_THD_1050 (0x06 << 4) #define MS_OCP_THD_1150 (0x07 << 4) #define MS_OCP_THD_MASK 0x70 #define SD_OCP_THD_450 0x00 #define SD_OCP_THD_550 0x01 #define SD_OCP_THD_650 0x02 #define SD_OCP_THD_750 0x03 #define SD_OCP_THD_850 0x04 #define SD_OCP_THD_950 0x05 #define SD_OCP_THD_1050 0x06 #define SD_OCP_THD_1150 0x07 #define SD_OCP_THD_MASK 0x07 #define FPGA_MS_PULL_CTL_EN 0xEF #define FPGA_SD_PULL_CTL_EN 0xF7 #define FPGA_XD_PULL_CTL_EN1 0xFE #define FPGA_XD_PULL_CTL_EN2 0xFD #define FPGA_XD_PULL_CTL_EN3 0xFB #define FPGA_MS_PULL_CTL_BIT 0x10 #define FPGA_SD_PULL_CTL_BIT 0x08 #define BLINK_EN 0x08 #define LED_GPIO0 (0 << 4) #define LED_GPIO1 (1 << 4) #define LED_GPIO2 (2 << 4) #define SDIO_BUS_CTRL 0x01 #define SDIO_CD_CTRL 0x02 #define SSC_RSTB 0x80 #define SSC_8X_EN 0x40 #define SSC_FIX_FRAC 0x20 #define SSC_SEL_1M 0x00 #define SSC_SEL_2M 0x08 #define SSC_SEL_4M 0x10 #define SSC_SEL_8M 0x18 #define SSC_DEPTH_MASK 0x07 #define SSC_DEPTH_DISALBE 0x00 #define SSC_DEPTH_4M 0x01 #define SSC_DEPTH_2M 0x02 #define SSC_DEPTH_1M 0x03 #define SSC_DEPTH_512K 0x04 #define SSC_DEPTH_256K 0x05 #define SSC_DEPTH_128K 0x06 #define SSC_DEPTH_64K 0x07 #define XD_D3_NP 0x00 #define XD_D3_PD (0x01 << 6) #define XD_D3_PU (0x02 << 6) #define XD_D2_NP 0x00 #define XD_D2_PD (0x01 << 4) #define XD_D2_PU (0x02 << 4) #define XD_D1_NP 0x00 #define XD_D1_PD (0x01 << 2) #define XD_D1_PU (0x02 << 2) #define XD_D0_NP 0x00 #define XD_D0_PD 0x01 #define XD_D0_PU 0x02 #define SD_D7_NP 0x00 #define SD_D7_PD (0x01 << 4) #define SD_DAT7_PU (0x02 << 4) #define SD_CLK_NP 0x00 #define SD_CLK_PD (0x01 << 2) #define SD_CLK_PU (0x02 << 2) #define SD_D5_NP 0x00 #define SD_D5_PD 0x01 #define SD_D5_PU 0x02 #define MS_D1_NP 0x00 #define MS_D1_PD (0x01 << 6) #define MS_D1_PU (0x02 << 6) #define MS_D2_NP 0x00 #define MS_D2_PD (0x01 << 4) #define MS_D2_PU (0x02 << 4) #define MS_CLK_NP 0x00 #define MS_CLK_PD (0x01 << 2) #define MS_CLK_PU (0x02 << 2) #define MS_D6_NP 0x00 #define MS_D6_PD 0x01 #define MS_D6_PU 0x02 #define XD_D7_NP 0x00 #define XD_D7_PD (0x01 << 6) #define XD_D7_PU (0x02 << 6) #define XD_D6_NP 0x00 #define XD_D6_PD (0x01 << 4) #define XD_D6_PU (0x02 << 4) #define XD_D5_NP 0x00 #define XD_D5_PD (0x01 << 2) #define XD_D5_PU (0x02 << 2) #define XD_D4_NP 0x00 #define XD_D4_PD 0x01 #define XD_D4_PU 0x02 #define SD_D6_NP 0x00 #define SD_D6_PD (0x01 << 6) #define SD_D6_PU (0x02 << 6) #define SD_D0_NP 0x00 #define SD_D0_PD (0x01 << 4) #define SD_D0_PU (0x02 << 4) #define SD_D1_NP 0x00 #define SD_D1_PD 0x01 #define SD_D1_PU 0x02 #define MS_D3_NP 0x00 #define MS_D3_PD (0x01 << 6) #define MS_D3_PU (0x02 << 6) #define MS_D0_NP 0x00 #define MS_D0_PD (0x01 << 4) #define MS_D0_PU (0x02 << 4) #define MS_BS_NP 0x00 #define MS_BS_PD (0x01 << 2) #define MS_BS_PU (0x02 << 2) #define XD_WP_NP 0x00 #define XD_WP_PD (0x01 << 6) #define XD_WP_PU (0x02 << 6) #define XD_CE_NP 0x00 #define XD_CE_PD (0x01 << 3) #define XD_CE_PU (0x02 << 3) #define XD_CLE_NP 0x00 #define XD_CLE_PD (0x01 << 1) #define XD_CLE_PU (0x02 << 1) #define XD_CD_PD 0x00 #define XD_CD_PU 0x01 #define SD_D4_NP 0x00 #define SD_D4_PD (0x01 << 6) #define SD_D4_PU (0x02 << 6) #define MS_D7_NP 0x00 #define MS_D7_PD (0x01 << 6) #define MS_D7_PU (0x02 << 6) #define XD_RDY_NP 0x00 #define XD_RDY_PD (0x01 << 6) #define XD_RDY_PU (0x02 << 6) #define XD_WE_NP 0x00 #define XD_WE_PD (0x01 << 4) #define XD_WE_PU (0x02 << 4) #define XD_RE_NP 0x00 #define XD_RE_PD (0x01 << 2) #define XD_RE_PU (0x02 << 2) #define XD_ALE_NP 0x00 #define XD_ALE_PD 0x01 #define XD_ALE_PU 0x02 #define SD_D3_NP 0x00 #define SD_D3_PD (0x01 << 4) #define SD_D3_PU (0x02 << 4) #define SD_D2_NP 0x00 #define SD_D2_PD (0x01 << 2) #define SD_D2_PU (0x02 << 2) #define MS_INS_PD 0x00 #define MS_INS_PU (0x01 << 7) #define SD_WP_NP 0x00 #define SD_WP_PD (0x01 << 5) #define SD_WP_PU (0x02 << 5) #define SD_CD_PD 0x00 #define SD_CD_PU (0x01 << 4) #define SD_CMD_NP 0x00 #define SD_CMD_PD (0x01 << 2) #define SD_CMD_PU (0x02 << 2) #define MS_D5_NP 0x00 #define MS_D5_PD (0x01 << 2) #define MS_D5_PU (0x02 << 2) #define MS_D4_NP 0x00 #define MS_D4_PD 0x01 #define MS_D4_PU 0x02 #define FORCE_PM_CLOCK 0x10 #define EN_CLOCK_PM 0x01 #define HOST_ENTER_S3 0x02 #define HOST_ENTER_S1 0x01 #define AUX_PWR_DETECTED 0x01 #define PHY_DEBUG_MODE 0x01 #define SPI_COMMAND_BIT_8 0xE0 #define SPI_ADDRESS_BIT_24 0x17 #define SPI_ADDRESS_BIT_32 0x1F #define SPI_TRANSFER0_START 0x80 #define SPI_TRANSFER0_END 0x40 #define SPI_C_MODE0 0x00 #define SPI_CA_MODE0 0x01 #define SPI_CDO_MODE0 0x02 #define SPI_CDI_MODE0 0x03 #define SPI_CADO_MODE0 0x04 #define SPI_CADI_MODE0 0x05 #define SPI_POLLING_MODE0 0x06 #define SPI_TRANSFER1_START 0x80 #define SPI_TRANSFER1_END 0x40 #define SPI_DO_MODE1 0x00 #define SPI_DI_MODE1 0x01 #define CS_POLARITY_HIGH 0x40 #define CS_POLARITY_LOW 0x00 #define DTO_MSB_FIRST 0x00 #define DTO_LSB_FIRST 0x20 #define SPI_MASTER 0x00 #define SPI_SLAVE 0x10 #define SPI_MODE0 0x00 #define SPI_MODE1 0x04 #define SPI_MODE2 0x08 #define SPI_MODE3 0x0C #define SPI_MANUAL 0x00 #define SPI_HALF_AUTO 0x01 #define SPI_AUTO 0x02 #define SPI_EEPROM_AUTO 0x03 #define EDO_TIMING_MASK 0x03 #define SAMPLE_RISING 0x00 #define SAMPLE_DELAY_HALF 0x01 #define SAMPLE_DELAY_ONE 0x02 #define SAPMLE_DELAY_ONE_HALF 0x03 #define TCS_MASK 0x0C #define NOT_BYPASS_SD 0x02 #define DISABLE_SDIO_FUNC 0x04 #define SELECT_1LUN 0x08 #define PWR_GATE_EN 0x01 #define LDO3318_PWR_MASK 0x06 #define LDO_ON 0x00 #define LDO_SUSPEND 0x04 #define LDO_OFF 0x06 #define SD_CFG1 0xFDA0 #define SD_CFG2 0xFDA1 #define SD_CFG3 0xFDA2 #define SD_STAT1 0xFDA3 #define SD_STAT2 0xFDA4 #define SD_BUS_STAT 0xFDA5 #define SD_PAD_CTL 0xFDA6 #define SD_SAMPLE_POINT_CTL 0xFDA7 #define SD_PUSH_POINT_CTL 0xFDA8 #define SD_CMD0 0xFDA9 #define SD_CMD1 0xFDAA #define SD_CMD2 0xFDAB #define SD_CMD3 0xFDAC #define SD_CMD4 0xFDAD #define SD_CMD5 0xFDAE #define SD_BYTE_CNT_L 0xFDAF #define SD_BYTE_CNT_H 0xFDB0 #define SD_BLOCK_CNT_L 0xFDB1 #define SD_BLOCK_CNT_H 0xFDB2 #define SD_TRANSFER 0xFDB3 #define SD_CMD_STATE 0xFDB5 #define SD_DATA_STATE 0xFDB6 #define DCM_DRP_CTL 0xFC23 #define DCM_DRP_TRIG 0xFC24 #define DCM_DRP_CFG 0xFC25 #define DCM_DRP_WR_DATA_L 0xFC26 #define DCM_DRP_WR_DATA_H 0xFC27 #define DCM_DRP_RD_DATA_L 0xFC28 #define DCM_DRP_RD_DATA_H 0xFC29 #define SD_VPCLK0_CTL 0xFC2A #define SD_VPCLK1_CTL 0xFC2B #define SD_DCMPS0_CTL 0xFC2C #define SD_DCMPS1_CTL 0xFC2D #define SD_VPTX_CTL SD_VPCLK0_CTL #define SD_VPRX_CTL SD_VPCLK1_CTL #define SD_DCMPS_TX_CTL SD_DCMPS0_CTL #define SD_DCMPS_RX_CTL SD_DCMPS1_CTL #define CARD_CLK_SOURCE 0xFC2E #define CARD_PWR_CTL 0xFD50 #define CARD_CLK_SWITCH 0xFD51 #define CARD_SHARE_MODE 0xFD52 #define CARD_DRIVE_SEL 0xFD53 #define CARD_STOP 0xFD54 #define CARD_OE 0xFD55 #define CARD_AUTO_BLINK 0xFD56 #define CARD_GPIO_DIR 0xFD57 #define CARD_GPIO 0xFD58 #define CARD_DATA_SOURCE 0xFD5B #define CARD_SELECT 0xFD5C #define SD30_DRIVE_SEL 0xFD5E #define CARD_CLK_EN 0xFD69 #define SDIO_CTRL 0xFD6B #define FPDCTL 0xFC00 #define PDINFO 0xFC01 #define CLK_CTL 0xFC02 #define CLK_DIV 0xFC03 #define CLK_SEL 0xFC04 #define SSC_DIV_N_0 0xFC0F #define SSC_DIV_N_1 0xFC10 #define RCCTL 0xFC14 #define FPGA_PULL_CTL 0xFC1D #define CARD_PULL_CTL1 0xFD60 #define CARD_PULL_CTL2 0xFD61 #define CARD_PULL_CTL3 0xFD62 #define CARD_PULL_CTL4 0xFD63 #define CARD_PULL_CTL5 0xFD64 #define CARD_PULL_CTL6 0xFD65 #define IRQEN0 0xFE20 #define IRQSTAT0 0xFE21 #define IRQEN1 0xFE22 #define IRQSTAT1 0xFE23 #define TLPRIEN 0xFE24 #define TLPRISTAT 0xFE25 #define TLPTIEN 0xFE26 #define TLPTISTAT 0xFE27 #define DMATC0 0xFE28 #define DMATC1 0xFE29 #define DMATC2 0xFE2A #define DMATC3 0xFE2B #define DMACTL 0xFE2C #define BCTL 0xFE2D #define RBBC0 0xFE2E #define RBBC1 0xFE2F #define RBDAT 0xFE30 #define RBCTL 0xFE34 #define CFGADDR0 0xFE35 #define CFGADDR1 0xFE36 #define CFGDATA0 0xFE37 #define CFGDATA1 0xFE38 #define CFGDATA2 0xFE39 #define CFGDATA3 0xFE3A #define CFGRWCTL 0xFE3B #define PHYRWCTL 0xFE3C #define PHYDATA0 0xFE3D #define PHYDATA1 0xFE3E #define PHYADDR 0xFE3F #define MSGRXDATA0 0xFE40 #define MSGRXDATA1 0xFE41 #define MSGRXDATA2 0xFE42 #define MSGRXDATA3 0xFE43 #define MSGTXDATA0 0xFE44 #define MSGTXDATA1 0xFE45 #define MSGTXDATA2 0xFE46 #define MSGTXDATA3 0xFE47 #define MSGTXCTL 0xFE48 #define PETXCFG 0xFE49 #define CDRESUMECTL 0xFE52 #define WAKE_SEL_CTL 0xFE54 #define PME_FORCE_CTL 0xFE56 #define ASPM_FORCE_CTL 0xFE57 #define PM_CLK_FORCE_CTL 0xFE58 #define PERST_GLITCH_WIDTH 0xFE5C #define CHANGE_LINK_STATE 0xFE5B #define RESET_LOAD_REG 0xFE5E #define HOST_SLEEP_STATE 0xFE60 #define MAIN_PWR_OFF_CTL 0xFE70 /* RTS5208 */ #define NFTS_TX_CTRL 0xFE72 #define PWR_GATE_CTRL 0xFE75 #define PWD_SUSPEND_EN 0xFE76 #define EFUSE_CONTENT 0xFE5F #define XD_INIT 0xFD10 #define XD_DTCTL 0xFD11 #define XD_CTL 0xFD12 #define XD_TRANSFER 0xFD13 #define XD_CFG 0xFD14 #define XD_ADDRESS0 0xFD15 #define XD_ADDRESS1 0xFD16 #define XD_ADDRESS2 0xFD17 #define XD_ADDRESS3 0xFD18 #define XD_ADDRESS4 0xFD19 #define XD_DAT 0xFD1A #define XD_PAGE_CNT 0xFD1B #define XD_PAGE_STATUS 0xFD1C #define XD_BLOCK_STATUS 0xFD1D #define XD_BLOCK_ADDR1_L 0xFD1E #define XD_BLOCK_ADDR1_H 0xFD1F #define XD_BLOCK_ADDR2_L 0xFD20 #define XD_BLOCK_ADDR2_H 0xFD21 #define XD_BYTE_CNT_L 0xFD22 #define XD_BYTE_CNT_H 0xFD23 #define XD_PARITY 0xFD24 #define XD_ECC_BIT1 0xFD25 #define XD_ECC_BYTE1 0xFD26 #define XD_ECC_BIT2 0xFD27 #define XD_ECC_BYTE2 0xFD28 #define XD_RESERVED0 0xFD29 #define XD_RESERVED1 0xFD2A #define XD_RESERVED2 0xFD2B #define XD_RESERVED3 0xFD2C #define XD_CHK_DATA_STATUS 0xFD2D #define XD_CATCTL 0xFD2E #define MS_CFG 0xFD40 #define MS_TPC 0xFD41 #define MS_TRANS_CFG 0xFD42 #define MS_TRANSFER 0xFD43 #define MS_INT_REG 0xFD44 #define MS_BYTE_CNT 0xFD45 #define MS_SECTOR_CNT_L 0xFD46 #define MS_SECTOR_CNT_H 0xFD47 #define MS_DBUS_H 0xFD48 #define SSC_CTL1 0xFC11 #define SSC_CTL2 0xFC12 #define OCPCTL 0xFC15 #define OCPSTAT 0xFC16 #define OCPCLR 0xFC17 /* 5208 */ #define OCPPARA1 0xFC18 #define OCPPARA2 0xFC19 #define EFUSE_OP 0xFC20 #define EFUSE_CTRL 0xFC21 #define EFUSE_DATA 0xFC22 #define SPI_COMMAND 0xFD80 #define SPI_ADDR0 0xFD81 #define SPI_ADDR1 0xFD82 #define SPI_ADDR2 0xFD83 #define SPI_ADDR3 0xFD84 #define SPI_CA_NUMBER 0xFD85 #define SPI_LENGTH0 0xFD86 #define SPI_LENGTH1 0xFD87 #define SPI_DATA 0xFD88 #define SPI_DATA_NUMBER 0xFD89 #define SPI_TRANSFER0 0xFD90 #define SPI_TRANSFER1 0xFD91 #define SPI_CONTROL 0xFD92 #define SPI_SIG 0xFD93 #define SPI_TCTL 0xFD94 #define SPI_SLAVE_NUM 0xFD95 #define SPI_CLK_DIVIDER0 0xFD96 #define SPI_CLK_DIVIDER1 0xFD97 #define SRAM_BASE 0xE600 #define RBUF_BASE 0xF400 #define PPBUF_BASE1 0xF800 #define PPBUF_BASE2 0xFA00 #define IMAGE_FLAG_ADDR0 0xCE80 #define IMAGE_FLAG_ADDR1 0xCE81 #define READ_OP 1 #define WRITE_OP 2 #define LCTLR 0x80 #define POLLING_WAIT_CNT 1 #define IDLE_MAX_COUNT 10 #define SDIO_IDLE_COUNT 10 #define DEBOUNCE_CNT 5 void do_remaining_work(struct rtsx_chip *chip); void try_to_switch_sdio_ctrl(struct rtsx_chip *chip); void do_reset_sd_card(struct rtsx_chip *chip); void do_reset_xd_card(struct rtsx_chip *chip); void do_reset_ms_card(struct rtsx_chip *chip); void rtsx_power_off_card(struct rtsx_chip *chip); void rtsx_release_cards(struct rtsx_chip *chip); void rtsx_reset_cards(struct rtsx_chip *chip); void rtsx_reinit_cards(struct rtsx_chip *chip, int reset_chip); void rtsx_init_cards(struct rtsx_chip *chip); int switch_ssc_clock(struct rtsx_chip *chip, int clk); int switch_normal_clock(struct rtsx_chip *chip, int clk); int enable_card_clock(struct rtsx_chip *chip, u8 card); int disable_card_clock(struct rtsx_chip *chip, u8 card); int card_rw(struct scsi_cmnd *srb, struct rtsx_chip *chip, u32 sec_addr, u16 sec_cnt); void trans_dma_enable(enum dma_data_direction dir, struct rtsx_chip *chip, u32 byte_cnt, u8 pack_size); void toggle_gpio(struct rtsx_chip *chip, u8 gpio); void turn_on_led(struct rtsx_chip *chip, u8 gpio); void turn_off_led(struct rtsx_chip *chip, u8 gpio); int card_share_mode(struct rtsx_chip *chip, int card); int select_card(struct rtsx_chip *chip, int card); int detect_card_cd(struct rtsx_chip *chip, int card); int check_card_exist(struct rtsx_chip *chip, unsigned int lun); int check_card_ready(struct rtsx_chip *chip, unsigned int lun); int check_card_wp(struct rtsx_chip *chip, unsigned int lun); void eject_card(struct rtsx_chip *chip, unsigned int lun); u8 get_lun_card(struct rtsx_chip *chip, unsigned int lun); static inline u32 get_card_size(struct rtsx_chip *chip, unsigned int lun) { #ifdef SUPPORT_SD_LOCK struct sd_info *sd_card = &chip->sd_card; if ((get_lun_card(chip, lun) == SD_CARD) && (sd_card->sd_lock_status & SD_LOCKED)) return 0; return chip->capacity[lun]; #else return chip->capacity[lun]; #endif } static inline int switch_clock(struct rtsx_chip *chip, int clk) { int retval = 0; if (chip->asic_code) retval = switch_ssc_clock(chip, clk); else retval = switch_normal_clock(chip, clk); return retval; } int card_power_on(struct rtsx_chip *chip, u8 card); int card_power_off(struct rtsx_chip *chip, u8 card); static inline int card_power_off_all(struct rtsx_chip *chip) { int retval; retval = rtsx_write_register(chip, CARD_PWR_CTL, 0x0F, 0x0F); if (retval) return retval; return STATUS_SUCCESS; } static inline void rtsx_clear_xd_error(struct rtsx_chip *chip) { rtsx_write_register(chip, CARD_STOP, XD_STOP | XD_CLR_ERR, XD_STOP | XD_CLR_ERR); } static inline void rtsx_clear_sd_error(struct rtsx_chip *chip) { rtsx_write_register(chip, CARD_STOP, SD_STOP | SD_CLR_ERR, SD_STOP | SD_CLR_ERR); } static inline void rtsx_clear_ms_error(struct rtsx_chip *chip) { rtsx_write_register(chip, CARD_STOP, MS_STOP | MS_CLR_ERR, MS_STOP | MS_CLR_ERR); } static inline void rtsx_clear_spi_error(struct rtsx_chip *chip) { rtsx_write_register(chip, CARD_STOP, SPI_STOP | SPI_CLR_ERR, SPI_STOP | SPI_CLR_ERR); } #ifdef SUPPORT_SDIO_ASPM void dynamic_configure_sdio_aspm(struct rtsx_chip *chip); #endif #endif /* __REALTEK_RTSX_CARD_H */ |