Linux Audio

Check our new training course

Embedded Linux Audio

Check our new training course
with Creative Commons CC-BY-SA
lecture materials

Bootlin logo

Elixir Cross Referencer

Open Menu / drivers / accel / habanalabs / include / goya / asic_reg / tpc4_cmdq_regs.h
Loading...
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2018 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_TPC4_CMDQ_REGS_H_
#define ASIC_REG_TPC4_CMDQ_REGS_H_

/*
 *****************************************
 *   TPC4_CMDQ (Prototype: CMDQ)
 *****************************************
 */

#define mmTPC4_CMDQ_GLBL_CFG0                                        0xF09000

#define mmTPC4_CMDQ_GLBL_CFG1                                        0xF09004

#define mmTPC4_CMDQ_GLBL_PROT                                        0xF09008

#define mmTPC4_CMDQ_GLBL_ERR_CFG                                     0xF0900C

#define mmTPC4_CMDQ_GLBL_ERR_ADDR_LO                                 0xF09010

#define mmTPC4_CMDQ_GLBL_ERR_ADDR_HI                                 0xF09014

#define mmTPC4_CMDQ_GLBL_ERR_WDATA                                   0xF09018

#define mmTPC4_CMDQ_GLBL_SECURE_PROPS                                0xF0901C

#define mmTPC4_CMDQ_GLBL_NON_SECURE_PROPS                            0xF09020

#define mmTPC4_CMDQ_GLBL_STS0                                        0xF09024

#define mmTPC4_CMDQ_GLBL_STS1                                        0xF09028

#define mmTPC4_CMDQ_CQ_CFG0                                          0xF090B0

#define mmTPC4_CMDQ_CQ_CFG1                                          0xF090B4

#define mmTPC4_CMDQ_CQ_ARUSER                                        0xF090B8

#define mmTPC4_CMDQ_CQ_PTR_LO                                        0xF090C0

#define mmTPC4_CMDQ_CQ_PTR_HI                                        0xF090C4

#define mmTPC4_CMDQ_CQ_TSIZE                                         0xF090C8

#define mmTPC4_CMDQ_CQ_CTL                                           0xF090CC

#define mmTPC4_CMDQ_CQ_PTR_LO_STS                                    0xF090D4

#define mmTPC4_CMDQ_CQ_PTR_HI_STS                                    0xF090D8

#define mmTPC4_CMDQ_CQ_TSIZE_STS                                     0xF090DC

#define mmTPC4_CMDQ_CQ_CTL_STS                                       0xF090E0

#define mmTPC4_CMDQ_CQ_STS0                                          0xF090E4

#define mmTPC4_CMDQ_CQ_STS1                                          0xF090E8

#define mmTPC4_CMDQ_CQ_RD_RATE_LIM_EN                                0xF090F0

#define mmTPC4_CMDQ_CQ_RD_RATE_LIM_RST_TOKEN                         0xF090F4

#define mmTPC4_CMDQ_CQ_RD_RATE_LIM_SAT                               0xF090F8

#define mmTPC4_CMDQ_CQ_RD_RATE_LIM_TOUT                              0xF090FC

#define mmTPC4_CMDQ_CQ_IFIFO_CNT                                     0xF09108

#define mmTPC4_CMDQ_CP_MSG_BASE0_ADDR_LO                             0xF09120

#define mmTPC4_CMDQ_CP_MSG_BASE0_ADDR_HI                             0xF09124

#define mmTPC4_CMDQ_CP_MSG_BASE1_ADDR_LO                             0xF09128

#define mmTPC4_CMDQ_CP_MSG_BASE1_ADDR_HI                             0xF0912C

#define mmTPC4_CMDQ_CP_MSG_BASE2_ADDR_LO                             0xF09130

#define mmTPC4_CMDQ_CP_MSG_BASE2_ADDR_HI                             0xF09134

#define mmTPC4_CMDQ_CP_MSG_BASE3_ADDR_LO                             0xF09138

#define mmTPC4_CMDQ_CP_MSG_BASE3_ADDR_HI                             0xF0913C

#define mmTPC4_CMDQ_CP_LDMA_TSIZE_OFFSET                             0xF09140

#define mmTPC4_CMDQ_CP_LDMA_SRC_BASE_LO_OFFSET                       0xF09144

#define mmTPC4_CMDQ_CP_LDMA_SRC_BASE_HI_OFFSET                       0xF09148

#define mmTPC4_CMDQ_CP_LDMA_DST_BASE_LO_OFFSET                       0xF0914C

#define mmTPC4_CMDQ_CP_LDMA_DST_BASE_HI_OFFSET                       0xF09150

#define mmTPC4_CMDQ_CP_LDMA_COMMIT_OFFSET                            0xF09154

#define mmTPC4_CMDQ_CP_FENCE0_RDATA                                  0xF09158

#define mmTPC4_CMDQ_CP_FENCE1_RDATA                                  0xF0915C

#define mmTPC4_CMDQ_CP_FENCE2_RDATA                                  0xF09160

#define mmTPC4_CMDQ_CP_FENCE3_RDATA                                  0xF09164

#define mmTPC4_CMDQ_CP_FENCE0_CNT                                    0xF09168

#define mmTPC4_CMDQ_CP_FENCE1_CNT                                    0xF0916C

#define mmTPC4_CMDQ_CP_FENCE2_CNT                                    0xF09170

#define mmTPC4_CMDQ_CP_FENCE3_CNT                                    0xF09174

#define mmTPC4_CMDQ_CP_STS                                           0xF09178

#define mmTPC4_CMDQ_CP_CURRENT_INST_LO                               0xF0917C

#define mmTPC4_CMDQ_CP_CURRENT_INST_HI                               0xF09180

#define mmTPC4_CMDQ_CP_BARRIER_CFG                                   0xF09184

#define mmTPC4_CMDQ_CP_DBG_0                                         0xF09188

#define mmTPC4_CMDQ_CQ_BUF_ADDR                                      0xF09308

#define mmTPC4_CMDQ_CQ_BUF_RDATA                                     0xF0930C

#endif /* ASIC_REG_TPC4_CMDQ_REGS_H_ */