Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 | // SPDX-License-Identifier: ISC /* * Device Tree file for the Intel IXDPG425 reference design. * Derived from boardfiles written by MontaVista software. * Ethernet set-up from OpenWrt. * * The device has 4 x FXS RJ11 ports for analog phones for * internet telephony. (Not supported yet.) * * The device has 9 status LEDs we do not support yet. * * This device is very similar to ADI engingeering Coyote. */ /dts-v1/; #include "intel-ixp42x.dtsi" #include <dt-bindings/input/input.h> / { model = "Intel IXDPG425 reference design"; compatible = "intel,ixdpg425", "intel,ixp42x"; #address-cells = <1>; #size-cells = <1>; memory@0 { /* 32 MB SDRAM */ device_type = "memory"; reg = <0x00000000 0x02000000>; }; chosen { bootargs = "console=ttyS0,115200n8 root=/dev/sda1 rw rootwait"; stdout-path = "uart0:115200n8"; }; aliases { serial0 = &uart0; }; soc { bus@c4000000 { flash@0,0 { compatible = "intel,ixp4xx-flash", "cfi-flash"; bank-width = <2>; /* * CHECKME: the product brief says 16MB in a flash * socket. */ reg = <0 0x00000000 0x1000000>; /* Configure expansion bus to allow writes */ intel,ixp4xx-eb-write-enable = <1>; partitions { compatible = "redboot-fis"; /* CHECKME: guess this is Redboot FIS */ fis-index-block = <0x7f>; }; }; }; pci@c0000000 { status = "okay"; /* * Taken from IXDPG425 PCI boardfile. * We have slots (IDSEL) 12, 13 and 14 with one assigned IRQ * for 12 & 13 and one for 14. */ #interrupt-cells = <1>; interrupt-map-mask = <0xf800 0 0 7>; interrupt-map = /* IDSEL 12 */ <0x6000 0 0 1 &gpio0 7 IRQ_TYPE_LEVEL_LOW>, /* INT A on slot 12 is irq 7 */ <0x6000 0 0 2 &gpio0 7 IRQ_TYPE_LEVEL_LOW>, /* INT B on slot 12 is irq 7 */ <0x6000 0 0 3 &gpio0 7 IRQ_TYPE_LEVEL_LOW>, /* INT C on slot 12 is irq 7 */ <0x6000 0 0 4 &gpio0 7 IRQ_TYPE_LEVEL_LOW>, /* INT D on slot 12 is irq 7 */ /* IDSEL 13 */ <0x6800 0 0 1 &gpio0 7 IRQ_TYPE_LEVEL_LOW>, /* INT A on slot 13 is irq 7 */ <0x6800 0 0 2 &gpio0 7 IRQ_TYPE_LEVEL_LOW>, /* INT B on slot 13 is irq 7 */ <0x6800 0 0 3 &gpio0 7 IRQ_TYPE_LEVEL_LOW>, /* INT C on slot 13 is irq 7 */ <0x6800 0 0 4 &gpio0 7 IRQ_TYPE_LEVEL_LOW>, /* INT D on slot 13 is irq 7 */ /* IDSEL 14 */ <0x7000 0 0 1 &gpio0 6 IRQ_TYPE_LEVEL_LOW>, /* INT A on slot 14 is irq 6 */ <0x7000 0 0 2 &gpio0 6 IRQ_TYPE_LEVEL_LOW>, /* INT B on slot 14 is irq 6 */ <0x7000 0 0 3 &gpio0 6 IRQ_TYPE_LEVEL_LOW>, /* INT C on slot 14 is irq 6 */ <0x7000 0 0 4 &gpio0 6 IRQ_TYPE_LEVEL_LOW>; /* INT D on slot 14 is irq 6 */ }; /* * CHECKME: this ethernet setup seems dubious. Photos of the board shows some kind * of Realtek DSA switch on the board. */ /* EthB */ ethernet@c8009000 { status = "okay"; queue-rx = <&qmgr 3>; queue-txready = <&qmgr 20>; phy-mode = "rgmii"; phy-handle = <&phy5>; mdio { #address-cells = <1>; #size-cells = <0>; phy4: ethernet-phy@4 { reg = <4>; }; phy5: ethernet-phy@5 { reg = <5>; }; }; }; /* EthC */ ethernet@c800a000 { status = "okay"; queue-rx = <&qmgr 4>; queue-txready = <&qmgr 21>; phy-mode = "rgmii"; phy-handle = <&phy4>; }; }; }; |