Loading...
/* SPDX-License-Identifier: GPL-2.0-or-later */ /* * Copyright 2011 Freescale Semiconductor, Inc. * Copyright 2011 Linaro Ltd. */ #include <linux/linkage.h> #include <linux/init.h> #include <asm/assembler.h> .arch armv7-a diag_reg_offset: .word g_diag_reg - . .macro set_diag_reg adr r0, diag_reg_offset ldr r1, [r0] add r1, r1, r0 @ r1 = physical &g_diag_reg ldr r0, [r1] mcr p15, 0, r0, c15, c0, 1 @ write diagnostic register .endm ENTRY(v7_secondary_startup) ARM_BE8(setend be) @ go BE8 if entered LE mrc p15, 0, r0, c0, c0, 0 lsl r0, r0, #16 lsr r0, r0, #20 /* 0xc07 is cortex A7's ID */ mov r1, #0xc00 orr r1, #0x7 cmp r0, r1 beq secondary_startup set_diag_reg b secondary_startup ENDPROC(v7_secondary_startup) |