Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 | // SPDX-License-Identifier: GPL-2.0-only /* * Copyright (C) 2012 Red Hat, Inc. All rights reserved. * Author: Alex Williamson <alex.williamson@redhat.com> * * Derived from original vfio: * Copyright 2010 Cisco Systems, Inc. All rights reserved. * Author: Tom Lyon, pugs@cisco.com */ #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt #include <linux/aperture.h> #include <linux/device.h> #include <linux/eventfd.h> #include <linux/file.h> #include <linux/interrupt.h> #include <linux/iommu.h> #include <linux/module.h> #include <linux/mutex.h> #include <linux/notifier.h> #include <linux/pci.h> #include <linux/pm_runtime.h> #include <linux/slab.h> #include <linux/types.h> #include <linux/uaccess.h> #include <linux/vgaarb.h> #include <linux/nospec.h> #include <linux/sched/mm.h> #include <linux/iommufd.h> #if IS_ENABLED(CONFIG_EEH) #include <asm/eeh.h> #endif #include "vfio_pci_priv.h" #define DRIVER_AUTHOR "Alex Williamson <alex.williamson@redhat.com>" #define DRIVER_DESC "core driver for VFIO based PCI devices" static bool nointxmask; static bool disable_vga; static bool disable_idle_d3; /* List of PF's that vfio_pci_core_sriov_configure() has been called on */ static DEFINE_MUTEX(vfio_pci_sriov_pfs_mutex); static LIST_HEAD(vfio_pci_sriov_pfs); struct vfio_pci_dummy_resource { struct resource resource; int index; struct list_head res_next; }; struct vfio_pci_vf_token { struct mutex lock; uuid_t uuid; int users; }; struct vfio_pci_mmap_vma { struct vm_area_struct *vma; struct list_head vma_next; }; static inline bool vfio_vga_disabled(void) { #ifdef CONFIG_VFIO_PCI_VGA return disable_vga; #else return true; #endif } /* * Our VGA arbiter participation is limited since we don't know anything * about the device itself. However, if the device is the only VGA device * downstream of a bridge and VFIO VGA support is disabled, then we can * safely return legacy VGA IO and memory as not decoded since the user * has no way to get to it and routing can be disabled externally at the * bridge. */ static unsigned int vfio_pci_set_decode(struct pci_dev *pdev, bool single_vga) { struct pci_dev *tmp = NULL; unsigned char max_busnr; unsigned int decodes; if (single_vga || !vfio_vga_disabled() || pci_is_root_bus(pdev->bus)) return VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM | VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM; max_busnr = pci_bus_max_busnr(pdev->bus); decodes = VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM; while ((tmp = pci_get_class(PCI_CLASS_DISPLAY_VGA << 8, tmp)) != NULL) { if (tmp == pdev || pci_domain_nr(tmp->bus) != pci_domain_nr(pdev->bus) || pci_is_root_bus(tmp->bus)) continue; if (tmp->bus->number >= pdev->bus->number && tmp->bus->number <= max_busnr) { pci_dev_put(tmp); decodes |= VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM; break; } } return decodes; } static void vfio_pci_probe_mmaps(struct vfio_pci_core_device *vdev) { struct resource *res; int i; struct vfio_pci_dummy_resource *dummy_res; for (i = 0; i < PCI_STD_NUM_BARS; i++) { int bar = i + PCI_STD_RESOURCES; res = &vdev->pdev->resource[bar]; if (!IS_ENABLED(CONFIG_VFIO_PCI_MMAP)) goto no_mmap; if (!(res->flags & IORESOURCE_MEM)) goto no_mmap; /* * The PCI core shouldn't set up a resource with a * type but zero size. But there may be bugs that * cause us to do that. */ if (!resource_size(res)) goto no_mmap; if (resource_size(res) >= PAGE_SIZE) { vdev->bar_mmap_supported[bar] = true; continue; } if (!(res->start & ~PAGE_MASK)) { /* * Add a dummy resource to reserve the remainder * of the exclusive page in case that hot-add * device's bar is assigned into it. */ dummy_res = kzalloc(sizeof(*dummy_res), GFP_KERNEL_ACCOUNT); if (dummy_res == NULL) goto no_mmap; dummy_res->resource.name = "vfio sub-page reserved"; dummy_res->resource.start = res->end + 1; dummy_res->resource.end = res->start + PAGE_SIZE - 1; dummy_res->resource.flags = res->flags; if (request_resource(res->parent, &dummy_res->resource)) { kfree(dummy_res); goto no_mmap; } dummy_res->index = bar; list_add(&dummy_res->res_next, &vdev->dummy_resources_list); vdev->bar_mmap_supported[bar] = true; continue; } /* * Here we don't handle the case when the BAR is not page * aligned because we can't expect the BAR will be * assigned into the same location in a page in guest * when we passthrough the BAR. And it's hard to access * this BAR in userspace because we have no way to get * the BAR's location in a page. */ no_mmap: vdev->bar_mmap_supported[bar] = false; } } struct vfio_pci_group_info; static void vfio_pci_dev_set_try_reset(struct vfio_device_set *dev_set); static int vfio_pci_dev_set_hot_reset(struct vfio_device_set *dev_set, struct vfio_pci_group_info *groups, struct iommufd_ctx *iommufd_ctx); /* * INTx masking requires the ability to disable INTx signaling via PCI_COMMAND * _and_ the ability detect when the device is asserting INTx via PCI_STATUS. * If a device implements the former but not the latter we would typically * expect broken_intx_masking be set and require an exclusive interrupt. * However since we do have control of the device's ability to assert INTx, * we can instead pretend that the device does not implement INTx, virtualizing * the pin register to report zero and maintaining DisINTx set on the host. */ static bool vfio_pci_nointx(struct pci_dev *pdev) { switch (pdev->vendor) { case PCI_VENDOR_ID_INTEL: switch (pdev->device) { /* All i40e (XL710/X710/XXV710) 10/20/25/40GbE NICs */ case 0x1572: case 0x1574: case 0x1580 ... 0x1581: case 0x1583 ... 0x158b: case 0x37d0 ... 0x37d2: /* X550 */ case 0x1563: return true; default: return false; } } return false; } static void vfio_pci_probe_power_state(struct vfio_pci_core_device *vdev) { struct pci_dev *pdev = vdev->pdev; u16 pmcsr; if (!pdev->pm_cap) return; pci_read_config_word(pdev, pdev->pm_cap + PCI_PM_CTRL, &pmcsr); vdev->needs_pm_restore = !(pmcsr & PCI_PM_CTRL_NO_SOFT_RESET); } /* * pci_set_power_state() wrapper handling devices which perform a soft reset on * D3->D0 transition. Save state prior to D0/1/2->D3, stash it on the vdev, * restore when returned to D0. Saved separately from pci_saved_state for use * by PM capability emulation and separately from pci_dev internal saved state * to avoid it being overwritten and consumed around other resets. */ int vfio_pci_set_power_state(struct vfio_pci_core_device *vdev, pci_power_t state) { struct pci_dev *pdev = vdev->pdev; bool needs_restore = false, needs_save = false; int ret; /* Prevent changing power state for PFs with VFs enabled */ if (pci_num_vf(pdev) && state > PCI_D0) return -EBUSY; if (vdev->needs_pm_restore) { if (pdev->current_state < PCI_D3hot && state >= PCI_D3hot) { pci_save_state(pdev); needs_save = true; } if (pdev->current_state >= PCI_D3hot && state <= PCI_D0) needs_restore = true; } ret = pci_set_power_state(pdev, state); if (!ret) { /* D3 might be unsupported via quirk, skip unless in D3 */ if (needs_save && pdev->current_state >= PCI_D3hot) { /* * The current PCI state will be saved locally in * 'pm_save' during the D3hot transition. When the * device state is changed to D0 again with the current * function, then pci_store_saved_state() will restore * the state and will free the memory pointed by * 'pm_save'. There are few cases where the PCI power * state can be changed to D0 without the involvement * of the driver. For these cases, free the earlier * allocated memory first before overwriting 'pm_save' * to prevent the memory leak. */ kfree(vdev->pm_save); vdev->pm_save = pci_store_saved_state(pdev); } else if (needs_restore) { pci_load_and_free_saved_state(pdev, &vdev->pm_save); pci_restore_state(pdev); } } return ret; } static int vfio_pci_runtime_pm_entry(struct vfio_pci_core_device *vdev, struct eventfd_ctx *efdctx) { /* * The vdev power related flags are protected with 'memory_lock' * semaphore. */ vfio_pci_zap_and_down_write_memory_lock(vdev); if (vdev->pm_runtime_engaged) { up_write(&vdev->memory_lock); return -EINVAL; } vdev->pm_runtime_engaged = true; vdev->pm_wake_eventfd_ctx = efdctx; pm_runtime_put_noidle(&vdev->pdev->dev); up_write(&vdev->memory_lock); return 0; } static int vfio_pci_core_pm_entry(struct vfio_device *device, u32 flags, void __user *arg, size_t argsz) { struct vfio_pci_core_device *vdev = container_of(device, struct vfio_pci_core_device, vdev); int ret; ret = vfio_check_feature(flags, argsz, VFIO_DEVICE_FEATURE_SET, 0); if (ret != 1) return ret; /* * Inside vfio_pci_runtime_pm_entry(), only the runtime PM usage count * will be decremented. The pm_runtime_put() will be invoked again * while returning from the ioctl and then the device can go into * runtime suspended state. */ return vfio_pci_runtime_pm_entry(vdev, NULL); } static int vfio_pci_core_pm_entry_with_wakeup( struct vfio_device *device, u32 flags, struct vfio_device_low_power_entry_with_wakeup __user *arg, size_t argsz) { struct vfio_pci_core_device *vdev = container_of(device, struct vfio_pci_core_device, vdev); struct vfio_device_low_power_entry_with_wakeup entry; struct eventfd_ctx *efdctx; int ret; ret = vfio_check_feature(flags, argsz, VFIO_DEVICE_FEATURE_SET, sizeof(entry)); if (ret != 1) return ret; if (copy_from_user(&entry, arg, sizeof(entry))) return -EFAULT; if (entry.wakeup_eventfd < 0) return -EINVAL; efdctx = eventfd_ctx_fdget(entry.wakeup_eventfd); if (IS_ERR(efdctx)) return PTR_ERR(efdctx); ret = vfio_pci_runtime_pm_entry(vdev, efdctx); if (ret) eventfd_ctx_put(efdctx); return ret; } static void __vfio_pci_runtime_pm_exit(struct vfio_pci_core_device *vdev) { if (vdev->pm_runtime_engaged) { vdev->pm_runtime_engaged = false; pm_runtime_get_noresume(&vdev->pdev->dev); if (vdev->pm_wake_eventfd_ctx) { eventfd_ctx_put(vdev->pm_wake_eventfd_ctx); vdev->pm_wake_eventfd_ctx = NULL; } } } static void vfio_pci_runtime_pm_exit(struct vfio_pci_core_device *vdev) { /* * The vdev power related flags are protected with 'memory_lock' * semaphore. */ down_write(&vdev->memory_lock); __vfio_pci_runtime_pm_exit(vdev); up_write(&vdev->memory_lock); } static int vfio_pci_core_pm_exit(struct vfio_device *device, u32 flags, void __user *arg, size_t argsz) { struct vfio_pci_core_device *vdev = container_of(device, struct vfio_pci_core_device, vdev); int ret; ret = vfio_check_feature(flags, argsz, VFIO_DEVICE_FEATURE_SET, 0); if (ret != 1) return ret; /* * The device is always in the active state here due to pm wrappers * around ioctls. If the device had entered a low power state and * pm_wake_eventfd_ctx is valid, vfio_pci_core_runtime_resume() has * already signaled the eventfd and exited low power mode itself. * pm_runtime_engaged protects the redundant call here. */ vfio_pci_runtime_pm_exit(vdev); return 0; } #ifdef CONFIG_PM static int vfio_pci_core_runtime_suspend(struct device *dev) { struct vfio_pci_core_device *vdev = dev_get_drvdata(dev); down_write(&vdev->memory_lock); /* * The user can move the device into D3hot state before invoking * power management IOCTL. Move the device into D0 state here and then * the pci-driver core runtime PM suspend function will move the device * into the low power state. Also, for the devices which have * NoSoftRst-, it will help in restoring the original state * (saved locally in 'vdev->pm_save'). */ vfio_pci_set_power_state(vdev, PCI_D0); up_write(&vdev->memory_lock); /* * If INTx is enabled, then mask INTx before going into the runtime * suspended state and unmask the same in the runtime resume. * If INTx has already been masked by the user, then * vfio_pci_intx_mask() will return false and in that case, INTx * should not be unmasked in the runtime resume. */ vdev->pm_intx_masked = ((vdev->irq_type == VFIO_PCI_INTX_IRQ_INDEX) && vfio_pci_intx_mask(vdev)); return 0; } static int vfio_pci_core_runtime_resume(struct device *dev) { struct vfio_pci_core_device *vdev = dev_get_drvdata(dev); /* * Resume with a pm_wake_eventfd_ctx signals the eventfd and exit * low power mode. */ down_write(&vdev->memory_lock); if (vdev->pm_wake_eventfd_ctx) { eventfd_signal(vdev->pm_wake_eventfd_ctx, 1); __vfio_pci_runtime_pm_exit(vdev); } up_write(&vdev->memory_lock); if (vdev->pm_intx_masked) vfio_pci_intx_unmask(vdev); return 0; } #endif /* CONFIG_PM */ /* * The pci-driver core runtime PM routines always save the device state * before going into suspended state. If the device is going into low power * state with only with runtime PM ops, then no explicit handling is needed * for the devices which have NoSoftRst-. */ static const struct dev_pm_ops vfio_pci_core_pm_ops = { SET_RUNTIME_PM_OPS(vfio_pci_core_runtime_suspend, vfio_pci_core_runtime_resume, NULL) }; int vfio_pci_core_enable(struct vfio_pci_core_device *vdev) { struct pci_dev *pdev = vdev->pdev; int ret; u16 cmd; u8 msix_pos; if (!disable_idle_d3) { ret = pm_runtime_resume_and_get(&pdev->dev); if (ret < 0) return ret; } /* Don't allow our initial saved state to include busmaster */ pci_clear_master(pdev); ret = pci_enable_device(pdev); if (ret) goto out_power; /* If reset fails because of the device lock, fail this path entirely */ ret = pci_try_reset_function(pdev); if (ret == -EAGAIN) goto out_disable_device; vdev->reset_works = !ret; pci_save_state(pdev); vdev->pci_saved_state = pci_store_saved_state(pdev); if (!vdev->pci_saved_state) pci_dbg(pdev, "%s: Couldn't store saved state\n", __func__); if (likely(!nointxmask)) { if (vfio_pci_nointx(pdev)) { pci_info(pdev, "Masking broken INTx support\n"); vdev->nointx = true; pci_intx(pdev, 0); } else vdev->pci_2_3 = pci_intx_mask_supported(pdev); } pci_read_config_word(pdev, PCI_COMMAND, &cmd); if (vdev->pci_2_3 && (cmd & PCI_COMMAND_INTX_DISABLE)) { cmd &= ~PCI_COMMAND_INTX_DISABLE; pci_write_config_word(pdev, PCI_COMMAND, cmd); } ret = vfio_pci_zdev_open_device(vdev); if (ret) goto out_free_state; ret = vfio_config_init(vdev); if (ret) goto out_free_zdev; msix_pos = pdev->msix_cap; if (msix_pos) { u16 flags; u32 table; pci_read_config_word(pdev, msix_pos + PCI_MSIX_FLAGS, &flags); pci_read_config_dword(pdev, msix_pos + PCI_MSIX_TABLE, &table); vdev->msix_bar = table & PCI_MSIX_TABLE_BIR; vdev->msix_offset = table & PCI_MSIX_TABLE_OFFSET; vdev->msix_size = ((flags & PCI_MSIX_FLAGS_QSIZE) + 1) * 16; vdev->has_dyn_msix = pci_msix_can_alloc_dyn(pdev); } else { vdev->msix_bar = 0xFF; vdev->has_dyn_msix = false; } if (!vfio_vga_disabled() && vfio_pci_is_vga(pdev)) vdev->has_vga = true; return 0; out_free_zdev: vfio_pci_zdev_close_device(vdev); out_free_state: kfree(vdev->pci_saved_state); vdev->pci_saved_state = NULL; out_disable_device: pci_disable_device(pdev); out_power: if (!disable_idle_d3) pm_runtime_put(&pdev->dev); return ret; } EXPORT_SYMBOL_GPL(vfio_pci_core_enable); void vfio_pci_core_disable(struct vfio_pci_core_device *vdev) { struct pci_dev *pdev = vdev->pdev; struct vfio_pci_dummy_resource *dummy_res, *tmp; struct vfio_pci_ioeventfd *ioeventfd, *ioeventfd_tmp; int i, bar; /* For needs_reset */ lockdep_assert_held(&vdev->vdev.dev_set->lock); /* * This function can be invoked while the power state is non-D0. * This non-D0 power state can be with or without runtime PM. * vfio_pci_runtime_pm_exit() will internally increment the usage * count corresponding to pm_runtime_put() called during low power * feature entry and then pm_runtime_resume() will wake up the device, * if the device has already gone into the suspended state. Otherwise, * the vfio_pci_set_power_state() will change the device power state * to D0. */ vfio_pci_runtime_pm_exit(vdev); pm_runtime_resume(&pdev->dev); /* * This function calls __pci_reset_function_locked() which internally * can use pci_pm_reset() for the function reset. pci_pm_reset() will * fail if the power state is non-D0. Also, for the devices which * have NoSoftRst-, the reset function can cause the PCI config space * reset without restoring the original state (saved locally in * 'vdev->pm_save'). */ vfio_pci_set_power_state(vdev, PCI_D0); /* Stop the device from further DMA */ pci_clear_master(pdev); vfio_pci_set_irqs_ioctl(vdev, VFIO_IRQ_SET_DATA_NONE | VFIO_IRQ_SET_ACTION_TRIGGER, vdev->irq_type, 0, 0, NULL); /* Device closed, don't need mutex here */ list_for_each_entry_safe(ioeventfd, ioeventfd_tmp, &vdev->ioeventfds_list, next) { vfio_virqfd_disable(&ioeventfd->virqfd); list_del(&ioeventfd->next); kfree(ioeventfd); } vdev->ioeventfds_nr = 0; vdev->virq_disabled = false; for (i = 0; i < vdev->num_regions; i++) vdev->region[i].ops->release(vdev, &vdev->region[i]); vdev->num_regions = 0; kfree(vdev->region); vdev->region = NULL; /* don't krealloc a freed pointer */ vfio_config_free(vdev); for (i = 0; i < PCI_STD_NUM_BARS; i++) { bar = i + PCI_STD_RESOURCES; if (!vdev->barmap[bar]) continue; pci_iounmap(pdev, vdev->barmap[bar]); pci_release_selected_regions(pdev, 1 << bar); vdev->barmap[bar] = NULL; } list_for_each_entry_safe(dummy_res, tmp, &vdev->dummy_resources_list, res_next) { list_del(&dummy_res->res_next); release_resource(&dummy_res->resource); kfree(dummy_res); } vdev->needs_reset = true; vfio_pci_zdev_close_device(vdev); /* * If we have saved state, restore it. If we can reset the device, * even better. Resetting with current state seems better than * nothing, but saving and restoring current state without reset * is just busy work. */ if (pci_load_and_free_saved_state(pdev, &vdev->pci_saved_state)) { pci_info(pdev, "%s: Couldn't reload saved state\n", __func__); if (!vdev->reset_works) goto out; pci_save_state(pdev); } /* * Disable INTx and MSI, presumably to avoid spurious interrupts * during reset. Stolen from pci_reset_function() */ pci_write_config_word(pdev, PCI_COMMAND, PCI_COMMAND_INTX_DISABLE); /* * Try to get the locks ourselves to prevent a deadlock. The * success of this is dependent on being able to lock the device, * which is not always possible. * We can not use the "try" reset interface here, which will * overwrite the previously restored configuration information. */ if (vdev->reset_works && pci_dev_trylock(pdev)) { if (!__pci_reset_function_locked(pdev)) vdev->needs_reset = false; pci_dev_unlock(pdev); } pci_restore_state(pdev); out: pci_disable_device(pdev); vfio_pci_dev_set_try_reset(vdev->vdev.dev_set); /* Put the pm-runtime usage counter acquired during enable */ if (!disable_idle_d3) pm_runtime_put(&pdev->dev); } EXPORT_SYMBOL_GPL(vfio_pci_core_disable); void vfio_pci_core_close_device(struct vfio_device *core_vdev) { struct vfio_pci_core_device *vdev = container_of(core_vdev, struct vfio_pci_core_device, vdev); if (vdev->sriov_pf_core_dev) { mutex_lock(&vdev->sriov_pf_core_dev->vf_token->lock); WARN_ON(!vdev->sriov_pf_core_dev->vf_token->users); vdev->sriov_pf_core_dev->vf_token->users--; mutex_unlock(&vdev->sriov_pf_core_dev->vf_token->lock); } #if IS_ENABLED(CONFIG_EEH) eeh_dev_release(vdev->pdev); #endif vfio_pci_core_disable(vdev); mutex_lock(&vdev->igate); if (vdev->err_trigger) { eventfd_ctx_put(vdev->err_trigger); vdev->err_trigger = NULL; } if (vdev->req_trigger) { eventfd_ctx_put(vdev->req_trigger); vdev->req_trigger = NULL; } mutex_unlock(&vdev->igate); } EXPORT_SYMBOL_GPL(vfio_pci_core_close_device); void vfio_pci_core_finish_enable(struct vfio_pci_core_device *vdev) { vfio_pci_probe_mmaps(vdev); #if IS_ENABLED(CONFIG_EEH) eeh_dev_open(vdev->pdev); #endif if (vdev->sriov_pf_core_dev) { mutex_lock(&vdev->sriov_pf_core_dev->vf_token->lock); vdev->sriov_pf_core_dev->vf_token->users++; mutex_unlock(&vdev->sriov_pf_core_dev->vf_token->lock); } } EXPORT_SYMBOL_GPL(vfio_pci_core_finish_enable); static int vfio_pci_get_irq_count(struct vfio_pci_core_device *vdev, int irq_type) { if (irq_type == VFIO_PCI_INTX_IRQ_INDEX) { u8 pin; if (!IS_ENABLED(CONFIG_VFIO_PCI_INTX) || vdev->nointx || vdev->pdev->is_virtfn) return 0; pci_read_config_byte(vdev->pdev, PCI_INTERRUPT_PIN, &pin); return pin ? 1 : 0; } else if (irq_type == VFIO_PCI_MSI_IRQ_INDEX) { u8 pos; u16 flags; pos = vdev->pdev->msi_cap; if (pos) { pci_read_config_word(vdev->pdev, pos + PCI_MSI_FLAGS, &flags); return 1 << ((flags & PCI_MSI_FLAGS_QMASK) >> 1); } } else if (irq_type == VFIO_PCI_MSIX_IRQ_INDEX) { u8 pos; u16 flags; pos = vdev->pdev->msix_cap; if (pos) { pci_read_config_word(vdev->pdev, pos + PCI_MSIX_FLAGS, &flags); return (flags & PCI_MSIX_FLAGS_QSIZE) + 1; } } else if (irq_type == VFIO_PCI_ERR_IRQ_INDEX) { if (pci_is_pcie(vdev->pdev)) return 1; } else if (irq_type == VFIO_PCI_REQ_IRQ_INDEX) { return 1; } return 0; } static int vfio_pci_count_devs(struct pci_dev *pdev, void *data) { (*(int *)data)++; return 0; } struct vfio_pci_fill_info { struct vfio_pci_dependent_device __user *devices; struct vfio_pci_dependent_device __user *devices_end; struct vfio_device *vdev; u32 count; u32 flags; }; static int vfio_pci_fill_devs(struct pci_dev *pdev, void *data) { struct vfio_pci_dependent_device info = { .segment = pci_domain_nr(pdev->bus), .bus = pdev->bus->number, .devfn = pdev->devfn, }; struct vfio_pci_fill_info *fill = data; fill->count++; if (fill->devices >= fill->devices_end) return 0; if (fill->flags & VFIO_PCI_HOT_RESET_FLAG_DEV_ID) { struct iommufd_ctx *iommufd = vfio_iommufd_device_ictx(fill->vdev); struct vfio_device_set *dev_set = fill->vdev->dev_set; struct vfio_device *vdev; /* * hot-reset requires all affected devices be represented in * the dev_set. */ vdev = vfio_find_device_in_devset(dev_set, &pdev->dev); if (!vdev) { info.devid = VFIO_PCI_DEVID_NOT_OWNED; } else { int id = vfio_iommufd_get_dev_id(vdev, iommufd); if (id > 0) info.devid = id; else if (id == -ENOENT) info.devid = VFIO_PCI_DEVID_OWNED; else info.devid = VFIO_PCI_DEVID_NOT_OWNED; } /* If devid is VFIO_PCI_DEVID_NOT_OWNED, clear owned flag. */ if (info.devid == VFIO_PCI_DEVID_NOT_OWNED) fill->flags &= ~VFIO_PCI_HOT_RESET_FLAG_DEV_ID_OWNED; } else { struct iommu_group *iommu_group; iommu_group = iommu_group_get(&pdev->dev); if (!iommu_group) return -EPERM; /* Cannot reset non-isolated devices */ info.group_id = iommu_group_id(iommu_group); iommu_group_put(iommu_group); } if (copy_to_user(fill->devices, &info, sizeof(info))) return -EFAULT; fill->devices++; return 0; } struct vfio_pci_group_info { int count; struct file **files; }; static bool vfio_pci_dev_below_slot(struct pci_dev *pdev, struct pci_slot *slot) { for (; pdev; pdev = pdev->bus->self) if (pdev->bus == slot->bus) return (pdev->slot == slot); return false; } struct vfio_pci_walk_info { int (*fn)(struct pci_dev *pdev, void *data); void *data; struct pci_dev *pdev; bool slot; int ret; }; static int vfio_pci_walk_wrapper(struct pci_dev *pdev, void *data) { struct vfio_pci_walk_info *walk = data; if (!walk->slot || vfio_pci_dev_below_slot(pdev, walk->pdev->slot)) walk->ret = walk->fn(pdev, walk->data); return walk->ret; } static int vfio_pci_for_each_slot_or_bus(struct pci_dev *pdev, int (*fn)(struct pci_dev *, void *data), void *data, bool slot) { struct vfio_pci_walk_info walk = { .fn = fn, .data = data, .pdev = pdev, .slot = slot, .ret = 0, }; pci_walk_bus(pdev->bus, vfio_pci_walk_wrapper, &walk); return walk.ret; } static int msix_mmappable_cap(struct vfio_pci_core_device *vdev, struct vfio_info_cap *caps) { struct vfio_info_cap_header header = { .id = VFIO_REGION_INFO_CAP_MSIX_MAPPABLE, .version = 1 }; return vfio_info_add_capability(caps, &header, sizeof(header)); } int vfio_pci_core_register_dev_region(struct vfio_pci_core_device *vdev, unsigned int type, unsigned int subtype, const struct vfio_pci_regops *ops, size_t size, u32 flags, void *data) { struct vfio_pci_region *region; region = krealloc(vdev->region, (vdev->num_regions + 1) * sizeof(*region), GFP_KERNEL_ACCOUNT); if (!region) return -ENOMEM; vdev->region = region; vdev->region[vdev->num_regions].type = type; vdev->region[vdev->num_regions].subtype = subtype; vdev->region[vdev->num_regions].ops = ops; vdev->region[vdev->num_regions].size = size; vdev->region[vdev->num_regions].flags = flags; vdev->region[vdev->num_regions].data = data; vdev->num_regions++; return 0; } EXPORT_SYMBOL_GPL(vfio_pci_core_register_dev_region); static int vfio_pci_info_atomic_cap(struct vfio_pci_core_device *vdev, struct vfio_info_cap *caps) { struct vfio_device_info_cap_pci_atomic_comp cap = { .header.id = VFIO_DEVICE_INFO_CAP_PCI_ATOMIC_COMP, .header.version = 1 }; struct pci_dev *pdev = pci_physfn(vdev->pdev); u32 devcap2; pcie_capability_read_dword(pdev, PCI_EXP_DEVCAP2, &devcap2); if ((devcap2 & PCI_EXP_DEVCAP2_ATOMIC_COMP32) && !pci_enable_atomic_ops_to_root(pdev, PCI_EXP_DEVCAP2_ATOMIC_COMP32)) cap.flags |= VFIO_PCI_ATOMIC_COMP32; if ((devcap2 & PCI_EXP_DEVCAP2_ATOMIC_COMP64) && !pci_enable_atomic_ops_to_root(pdev, PCI_EXP_DEVCAP2_ATOMIC_COMP64)) cap.flags |= VFIO_PCI_ATOMIC_COMP64; if ((devcap2 & PCI_EXP_DEVCAP2_ATOMIC_COMP128) && !pci_enable_atomic_ops_to_root(pdev, PCI_EXP_DEVCAP2_ATOMIC_COMP128)) cap.flags |= VFIO_PCI_ATOMIC_COMP128; if (!cap.flags) return -ENODEV; return vfio_info_add_capability(caps, &cap.header, sizeof(cap)); } static int vfio_pci_ioctl_get_info(struct vfio_pci_core_device *vdev, struct vfio_device_info __user *arg) { unsigned long minsz = offsetofend(struct vfio_device_info, num_irqs); struct vfio_device_info info = {}; struct vfio_info_cap caps = { .buf = NULL, .size = 0 }; int ret; if (copy_from_user(&info, arg, minsz)) return -EFAULT; if (info.argsz < minsz) return -EINVAL; minsz = min_t(size_t, info.argsz, sizeof(info)); info.flags = VFIO_DEVICE_FLAGS_PCI; if (vdev->reset_works) info.flags |= VFIO_DEVICE_FLAGS_RESET; info.num_regions = VFIO_PCI_NUM_REGIONS + vdev->num_regions; info.num_irqs = VFIO_PCI_NUM_IRQS; ret = vfio_pci_info_zdev_add_caps(vdev, &caps); if (ret && ret != -ENODEV) { pci_warn(vdev->pdev, "Failed to setup zPCI info capabilities\n"); return ret; } ret = vfio_pci_info_atomic_cap(vdev, &caps); if (ret && ret != -ENODEV) { pci_warn(vdev->pdev, "Failed to setup AtomicOps info capability\n"); return ret; } if (caps.size) { info.flags |= VFIO_DEVICE_FLAGS_CAPS; if (info.argsz < sizeof(info) + caps.size) { info.argsz = sizeof(info) + caps.size; } else { vfio_info_cap_shift(&caps, sizeof(info)); if (copy_to_user(arg + 1, caps.buf, caps.size)) { kfree(caps.buf); return -EFAULT; } info.cap_offset = sizeof(*arg); } kfree(caps.buf); } return copy_to_user(arg, &info, minsz) ? -EFAULT : 0; } static int vfio_pci_ioctl_get_region_info(struct vfio_pci_core_device *vdev, struct vfio_region_info __user *arg) { unsigned long minsz = offsetofend(struct vfio_region_info, offset); struct pci_dev *pdev = vdev->pdev; struct vfio_region_info info; struct vfio_info_cap caps = { .buf = NULL, .size = 0 }; int i, ret; if (copy_from_user(&info, arg, minsz)) return -EFAULT; if (info.argsz < minsz) return -EINVAL; switch (info.index) { case VFIO_PCI_CONFIG_REGION_INDEX: info.offset = VFIO_PCI_INDEX_TO_OFFSET(info.index); info.size = pdev->cfg_size; info.flags = VFIO_REGION_INFO_FLAG_READ | VFIO_REGION_INFO_FLAG_WRITE; break; case VFIO_PCI_BAR0_REGION_INDEX ... VFIO_PCI_BAR5_REGION_INDEX: info.offset = VFIO_PCI_INDEX_TO_OFFSET(info.index); info.size = pci_resource_len(pdev, info.index); if (!info.size) { info.flags = 0; break; } info.flags = VFIO_REGION_INFO_FLAG_READ | VFIO_REGION_INFO_FLAG_WRITE; if (vdev->bar_mmap_supported[info.index]) { info.flags |= VFIO_REGION_INFO_FLAG_MMAP; if (info.index == vdev->msix_bar) { ret = msix_mmappable_cap(vdev, &caps); if (ret) return ret; } } break; case VFIO_PCI_ROM_REGION_INDEX: { void __iomem *io; size_t size; u16 cmd; info.offset = VFIO_PCI_INDEX_TO_OFFSET(info.index); info.flags = 0; /* Report the BAR size, not the ROM size */ info.size = pci_resource_len(pdev, info.index); if (!info.size) { /* Shadow ROMs appear as PCI option ROMs */ if (pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW) info.size = 0x20000; else break; } /* * Is it really there? Enable memory decode for implicit access * in pci_map_rom(). */ cmd = vfio_pci_memory_lock_and_enable(vdev); io = pci_map_rom(pdev, &size); if (io) { info.flags = VFIO_REGION_INFO_FLAG_READ; pci_unmap_rom(pdev, io); } else { info.size = 0; } vfio_pci_memory_unlock_and_restore(vdev, cmd); break; } case VFIO_PCI_VGA_REGION_INDEX: if (!vdev->has_vga) return -EINVAL; info.offset = VFIO_PCI_INDEX_TO_OFFSET(info.index); info.size = 0xc0000; info.flags = VFIO_REGION_INFO_FLAG_READ | VFIO_REGION_INFO_FLAG_WRITE; break; default: { struct vfio_region_info_cap_type cap_type = { .header.id = VFIO_REGION_INFO_CAP_TYPE, .header.version = 1 }; if (info.index >= VFIO_PCI_NUM_REGIONS + vdev->num_regions) return -EINVAL; info.index = array_index_nospec( info.index, VFIO_PCI_NUM_REGIONS + vdev->num_regions); i = info.index - VFIO_PCI_NUM_REGIONS; info.offset = VFIO_PCI_INDEX_TO_OFFSET(info.index); info.size = vdev->region[i].size; info.flags = vdev->region[i].flags; cap_type.type = vdev->region[i].type; cap_type.subtype = vdev->region[i].subtype; ret = vfio_info_add_capability(&caps, &cap_type.header, sizeof(cap_type)); if (ret) return ret; if (vdev->region[i].ops->add_capability) { ret = vdev->region[i].ops->add_capability( vdev, &vdev->region[i], &caps); if (ret) return ret; } } } if (caps.size) { info.flags |= VFIO_REGION_INFO_FLAG_CAPS; if (info.argsz < sizeof(info) + caps.size) { info.argsz = sizeof(info) + caps.size; info.cap_offset = 0; } else { vfio_info_cap_shift(&caps, sizeof(info)); if (copy_to_user(arg + 1, caps.buf, caps.size)) { kfree(caps.buf); return -EFAULT; } info.cap_offset = sizeof(*arg); } kfree(caps.buf); } return copy_to_user(arg, &info, minsz) ? -EFAULT : 0; } static int vfio_pci_ioctl_get_irq_info(struct vfio_pci_core_device *vdev, struct vfio_irq_info __user *arg) { unsigned long minsz = offsetofend(struct vfio_irq_info, count); struct vfio_irq_info info; if (copy_from_user(&info, arg, minsz)) return -EFAULT; if (info.argsz < minsz || info.index >= VFIO_PCI_NUM_IRQS) return -EINVAL; switch (info.index) { case VFIO_PCI_INTX_IRQ_INDEX ... VFIO_PCI_MSIX_IRQ_INDEX: case VFIO_PCI_REQ_IRQ_INDEX: break; case VFIO_PCI_ERR_IRQ_INDEX: if (pci_is_pcie(vdev->pdev)) break; fallthrough; default: return -EINVAL; } info.flags = VFIO_IRQ_INFO_EVENTFD; info.count = vfio_pci_get_irq_count(vdev, info.index); if (info.index == VFIO_PCI_INTX_IRQ_INDEX) info.flags |= (VFIO_IRQ_INFO_MASKABLE | VFIO_IRQ_INFO_AUTOMASKED); else if (info.index != VFIO_PCI_MSIX_IRQ_INDEX || !vdev->has_dyn_msix) info.flags |= VFIO_IRQ_INFO_NORESIZE; return copy_to_user(arg, &info, minsz) ? -EFAULT : 0; } static int vfio_pci_ioctl_set_irqs(struct vfio_pci_core_device *vdev, struct vfio_irq_set __user *arg) { unsigned long minsz = offsetofend(struct vfio_irq_set, count); struct vfio_irq_set hdr; u8 *data = NULL; int max, ret = 0; size_t data_size = 0; if (copy_from_user(&hdr, arg, minsz)) return -EFAULT; max = vfio_pci_get_irq_count(vdev, hdr.index); ret = vfio_set_irqs_validate_and_prepare(&hdr, max, VFIO_PCI_NUM_IRQS, &data_size); if (ret) return ret; if (data_size) { data = memdup_user(&arg->data, data_size); if (IS_ERR(data)) return PTR_ERR(data); } mutex_lock(&vdev->igate); ret = vfio_pci_set_irqs_ioctl(vdev, hdr.flags, hdr.index, hdr.start, hdr.count, data); mutex_unlock(&vdev->igate); kfree(data); return ret; } static int vfio_pci_ioctl_reset(struct vfio_pci_core_device *vdev, void __user *arg) { int ret; if (!vdev->reset_works) return -EINVAL; vfio_pci_zap_and_down_write_memory_lock(vdev); /* * This function can be invoked while the power state is non-D0. If * pci_try_reset_function() has been called while the power state is * non-D0, then pci_try_reset_function() will internally set the power * state to D0 without vfio driver involvement. For the devices which * have NoSoftRst-, the reset function can cause the PCI config space * reset without restoring the original state (saved locally in * 'vdev->pm_save'). */ vfio_pci_set_power_state(vdev, PCI_D0); ret = pci_try_reset_function(vdev->pdev); up_write(&vdev->memory_lock); return ret; } static int vfio_pci_ioctl_get_pci_hot_reset_info( struct vfio_pci_core_device *vdev, struct vfio_pci_hot_reset_info __user *arg) { unsigned long minsz = offsetofend(struct vfio_pci_hot_reset_info, count); struct vfio_pci_hot_reset_info hdr; struct vfio_pci_fill_info fill = {}; bool slot = false; int ret = 0; if (copy_from_user(&hdr, arg, minsz)) return -EFAULT; if (hdr.argsz < minsz) return -EINVAL; hdr.flags = 0; /* Can we do a slot or bus reset or neither? */ if (!pci_probe_reset_slot(vdev->pdev->slot)) slot = true; else if (pci_probe_reset_bus(vdev->pdev->bus)) return -ENODEV; fill.devices = arg->devices; fill.devices_end = arg->devices + (hdr.argsz - sizeof(hdr)) / sizeof(arg->devices[0]); fill.vdev = &vdev->vdev; if (vfio_device_cdev_opened(&vdev->vdev)) fill.flags |= VFIO_PCI_HOT_RESET_FLAG_DEV_ID | VFIO_PCI_HOT_RESET_FLAG_DEV_ID_OWNED; mutex_lock(&vdev->vdev.dev_set->lock); ret = vfio_pci_for_each_slot_or_bus(vdev->pdev, vfio_pci_fill_devs, &fill, slot); mutex_unlock(&vdev->vdev.dev_set->lock); if (ret) return ret; hdr.count = fill.count; hdr.flags = fill.flags; if (copy_to_user(arg, &hdr, minsz)) return -EFAULT; if (fill.count > fill.devices - arg->devices) return -ENOSPC; return 0; } static int vfio_pci_ioctl_pci_hot_reset_groups(struct vfio_pci_core_device *vdev, int array_count, bool slot, struct vfio_pci_hot_reset __user *arg) { int32_t *group_fds; struct file **files; struct vfio_pci_group_info info; int file_idx, count = 0, ret = 0; /* * We can't let userspace give us an arbitrarily large buffer to copy, * so verify how many we think there could be. Note groups can have * multiple devices so one group per device is the max. */ ret = vfio_pci_for_each_slot_or_bus(vdev->pdev, vfio_pci_count_devs, &count, slot); if (ret) return ret; if (array_count > count) return -EINVAL; group_fds = kcalloc(array_count, sizeof(*group_fds), GFP_KERNEL); files = kcalloc(array_count, sizeof(*files), GFP_KERNEL); if (!group_fds || !files) { kfree(group_fds); kfree(files); return -ENOMEM; } if (copy_from_user(group_fds, arg->group_fds, array_count * sizeof(*group_fds))) { kfree(group_fds); kfree(files); return -EFAULT; } /* * Get the group file for each fd to ensure the group is held across * the reset */ for (file_idx = 0; file_idx < array_count; file_idx++) { struct file *file = fget(group_fds[file_idx]); if (!file) { ret = -EBADF; break; } /* Ensure the FD is a vfio group FD.*/ if (!vfio_file_is_group(file)) { fput(file); ret = -EINVAL; break; } files[file_idx] = file; } kfree(group_fds); /* release reference to groups on error */ if (ret) goto hot_reset_release; info.count = array_count; info.files = files; ret = vfio_pci_dev_set_hot_reset(vdev->vdev.dev_set, &info, NULL); hot_reset_release: for (file_idx--; file_idx >= 0; file_idx--) fput(files[file_idx]); kfree(files); return ret; } static int vfio_pci_ioctl_pci_hot_reset(struct vfio_pci_core_device *vdev, struct vfio_pci_hot_reset __user *arg) { unsigned long minsz = offsetofend(struct vfio_pci_hot_reset, count); struct vfio_pci_hot_reset hdr; bool slot = false; if (copy_from_user(&hdr, arg, minsz)) return -EFAULT; if (hdr.argsz < minsz || hdr.flags) return -EINVAL; /* zero-length array is only for cdev opened devices */ if (!!hdr.count == vfio_device_cdev_opened(&vdev->vdev)) return -EINVAL; /* Can we do a slot or bus reset or neither? */ if (!pci_probe_reset_slot(vdev->pdev->slot)) slot = true; else if (pci_probe_reset_bus(vdev->pdev->bus)) return -ENODEV; if (hdr.count) return vfio_pci_ioctl_pci_hot_reset_groups(vdev, hdr.count, slot, arg); return vfio_pci_dev_set_hot_reset(vdev->vdev.dev_set, NULL, vfio_iommufd_device_ictx(&vdev->vdev)); } static int vfio_pci_ioctl_ioeventfd(struct vfio_pci_core_device *vdev, struct vfio_device_ioeventfd __user *arg) { unsigned long minsz = offsetofend(struct vfio_device_ioeventfd, fd); struct vfio_device_ioeventfd ioeventfd; int count; if (copy_from_user(&ioeventfd, arg, minsz)) return -EFAULT; if (ioeventfd.argsz < minsz) return -EINVAL; if (ioeventfd.flags & ~VFIO_DEVICE_IOEVENTFD_SIZE_MASK) return -EINVAL; count = ioeventfd.flags & VFIO_DEVICE_IOEVENTFD_SIZE_MASK; if (hweight8(count) != 1 || ioeventfd.fd < -1) return -EINVAL; return vfio_pci_ioeventfd(vdev, ioeventfd.offset, ioeventfd.data, count, ioeventfd.fd); } long vfio_pci_core_ioctl(struct vfio_device *core_vdev, unsigned int cmd, unsigned long arg) { struct vfio_pci_core_device *vdev = container_of(core_vdev, struct vfio_pci_core_device, vdev); void __user *uarg = (void __user *)arg; switch (cmd) { case VFIO_DEVICE_GET_INFO: return vfio_pci_ioctl_get_info(vdev, uarg); case VFIO_DEVICE_GET_IRQ_INFO: return vfio_pci_ioctl_get_irq_info(vdev, uarg); case VFIO_DEVICE_GET_PCI_HOT_RESET_INFO: return vfio_pci_ioctl_get_pci_hot_reset_info(vdev, uarg); case VFIO_DEVICE_GET_REGION_INFO: return vfio_pci_ioctl_get_region_info(vdev, uarg); case VFIO_DEVICE_IOEVENTFD: return vfio_pci_ioctl_ioeventfd(vdev, uarg); case VFIO_DEVICE_PCI_HOT_RESET: return vfio_pci_ioctl_pci_hot_reset(vdev, uarg); case VFIO_DEVICE_RESET: return vfio_pci_ioctl_reset(vdev, uarg); case VFIO_DEVICE_SET_IRQS: return vfio_pci_ioctl_set_irqs(vdev, uarg); default: return -ENOTTY; } } EXPORT_SYMBOL_GPL(vfio_pci_core_ioctl); static int vfio_pci_core_feature_token(struct vfio_device *device, u32 flags, uuid_t __user *arg, size_t argsz) { struct vfio_pci_core_device *vdev = container_of(device, struct vfio_pci_core_device, vdev); uuid_t uuid; int ret; if (!vdev->vf_token) return -ENOTTY; /* * We do not support GET of the VF Token UUID as this could * expose the token of the previous device user. */ ret = vfio_check_feature(flags, argsz, VFIO_DEVICE_FEATURE_SET, sizeof(uuid)); if (ret != 1) return ret; if (copy_from_user(&uuid, arg, sizeof(uuid))) return -EFAULT; mutex_lock(&vdev->vf_token->lock); uuid_copy(&vdev->vf_token->uuid, &uuid); mutex_unlock(&vdev->vf_token->lock); return 0; } int vfio_pci_core_ioctl_feature(struct vfio_device *device, u32 flags, void __user *arg, size_t argsz) { switch (flags & VFIO_DEVICE_FEATURE_MASK) { case VFIO_DEVICE_FEATURE_LOW_POWER_ENTRY: return vfio_pci_core_pm_entry(device, flags, arg, argsz); case VFIO_DEVICE_FEATURE_LOW_POWER_ENTRY_WITH_WAKEUP: return vfio_pci_core_pm_entry_with_wakeup(device, flags, arg, argsz); case VFIO_DEVICE_FEATURE_LOW_POWER_EXIT: return vfio_pci_core_pm_exit(device, flags, arg, argsz); case VFIO_DEVICE_FEATURE_PCI_VF_TOKEN: return vfio_pci_core_feature_token(device, flags, arg, argsz); default: return -ENOTTY; } } EXPORT_SYMBOL_GPL(vfio_pci_core_ioctl_feature); static ssize_t vfio_pci_rw(struct vfio_pci_core_device *vdev, char __user *buf, size_t count, loff_t *ppos, bool iswrite) { unsigned int index = VFIO_PCI_OFFSET_TO_INDEX(*ppos); int ret; if (index >= VFIO_PCI_NUM_REGIONS + vdev->num_regions) return -EINVAL; ret = pm_runtime_resume_and_get(&vdev->pdev->dev); if (ret) { pci_info_ratelimited(vdev->pdev, "runtime resume failed %d\n", ret); return -EIO; } switch (index) { case VFIO_PCI_CONFIG_REGION_INDEX: ret = vfio_pci_config_rw(vdev, buf, count, ppos, iswrite); break; case VFIO_PCI_ROM_REGION_INDEX: if (iswrite) ret = -EINVAL; else ret = vfio_pci_bar_rw(vdev, buf, count, ppos, false); break; case VFIO_PCI_BAR0_REGION_INDEX ... VFIO_PCI_BAR5_REGION_INDEX: ret = vfio_pci_bar_rw(vdev, buf, count, ppos, iswrite); break; case VFIO_PCI_VGA_REGION_INDEX: ret = vfio_pci_vga_rw(vdev, buf, count, ppos, iswrite); break; default: index -= VFIO_PCI_NUM_REGIONS; ret = vdev->region[index].ops->rw(vdev, buf, count, ppos, iswrite); break; } pm_runtime_put(&vdev->pdev->dev); return ret; } ssize_t vfio_pci_core_read(struct vfio_device *core_vdev, char __user *buf, size_t count, loff_t *ppos) { struct vfio_pci_core_device *vdev = container_of(core_vdev, struct vfio_pci_core_device, vdev); if (!count) return 0; return vfio_pci_rw(vdev, buf, count, ppos, false); } EXPORT_SYMBOL_GPL(vfio_pci_core_read); ssize_t vfio_pci_core_write(struct vfio_device *core_vdev, const char __user *buf, size_t count, loff_t *ppos) { struct vfio_pci_core_device *vdev = container_of(core_vdev, struct vfio_pci_core_device, vdev); if (!count) return 0; return vfio_pci_rw(vdev, (char __user *)buf, count, ppos, true); } EXPORT_SYMBOL_GPL(vfio_pci_core_write); /* Return 1 on zap and vma_lock acquired, 0 on contention (only with @try) */ static int vfio_pci_zap_and_vma_lock(struct vfio_pci_core_device *vdev, bool try) { struct vfio_pci_mmap_vma *mmap_vma, *tmp; /* * Lock ordering: * vma_lock is nested under mmap_lock for vm_ops callback paths. * The memory_lock semaphore is used by both code paths calling * into this function to zap vmas and the vm_ops.fault callback * to protect the memory enable state of the device. * * When zapping vmas we need to maintain the mmap_lock => vma_lock * ordering, which requires using vma_lock to walk vma_list to * acquire an mm, then dropping vma_lock to get the mmap_lock and * reacquiring vma_lock. This logic is derived from similar * requirements in uverbs_user_mmap_disassociate(). * * mmap_lock must always be the top-level lock when it is taken. * Therefore we can only hold the memory_lock write lock when * vma_list is empty, as we'd need to take mmap_lock to clear * entries. vma_list can only be guaranteed empty when holding * vma_lock, thus memory_lock is nested under vma_lock. * * This enables the vm_ops.fault callback to acquire vma_lock, * followed by memory_lock read lock, while already holding * mmap_lock without risk of deadlock. */ while (1) { struct mm_struct *mm = NULL; if (try) { if (!mutex_trylock(&vdev->vma_lock)) return 0; } else { mutex_lock(&vdev->vma_lock); } while (!list_empty(&vdev->vma_list)) { mmap_vma = list_first_entry(&vdev->vma_list, struct vfio_pci_mmap_vma, vma_next); mm = mmap_vma->vma->vm_mm; if (mmget_not_zero(mm)) break; list_del(&mmap_vma->vma_next); kfree(mmap_vma); mm = NULL; } if (!mm) return 1; mutex_unlock(&vdev->vma_lock); if (try) { if (!mmap_read_trylock(mm)) { mmput(mm); return 0; } } else { mmap_read_lock(mm); } if (try) { if (!mutex_trylock(&vdev->vma_lock)) { mmap_read_unlock(mm); mmput(mm); return 0; } } else { mutex_lock(&vdev->vma_lock); } list_for_each_entry_safe(mmap_vma, tmp, &vdev->vma_list, vma_next) { struct vm_area_struct *vma = mmap_vma->vma; if (vma->vm_mm != mm) continue; list_del(&mmap_vma->vma_next); kfree(mmap_vma); zap_vma_ptes(vma, vma->vm_start, vma->vm_end - vma->vm_start); } mutex_unlock(&vdev->vma_lock); mmap_read_unlock(mm); mmput(mm); } } void vfio_pci_zap_and_down_write_memory_lock(struct vfio_pci_core_device *vdev) { vfio_pci_zap_and_vma_lock(vdev, false); down_write(&vdev->memory_lock); mutex_unlock(&vdev->vma_lock); } u16 vfio_pci_memory_lock_and_enable(struct vfio_pci_core_device *vdev) { u16 cmd; down_write(&vdev->memory_lock); pci_read_config_word(vdev->pdev, PCI_COMMAND, &cmd); if (!(cmd & PCI_COMMAND_MEMORY)) pci_write_config_word(vdev->pdev, PCI_COMMAND, cmd | PCI_COMMAND_MEMORY); return cmd; } void vfio_pci_memory_unlock_and_restore(struct vfio_pci_core_device *vdev, u16 cmd) { pci_write_config_word(vdev->pdev, PCI_COMMAND, cmd); up_write(&vdev->memory_lock); } /* Caller holds vma_lock */ static int __vfio_pci_add_vma(struct vfio_pci_core_device *vdev, struct vm_area_struct *vma) { struct vfio_pci_mmap_vma *mmap_vma; mmap_vma = kmalloc(sizeof(*mmap_vma), GFP_KERNEL_ACCOUNT); if (!mmap_vma) return -ENOMEM; mmap_vma->vma = vma; list_add(&mmap_vma->vma_next, &vdev->vma_list); return 0; } /* * Zap mmaps on open so that we can fault them in on access and therefore * our vma_list only tracks mappings accessed since last zap. */ static void vfio_pci_mmap_open(struct vm_area_struct *vma) { zap_vma_ptes(vma, vma->vm_start, vma->vm_end - vma->vm_start); } static void vfio_pci_mmap_close(struct vm_area_struct *vma) { struct vfio_pci_core_device *vdev = vma->vm_private_data; struct vfio_pci_mmap_vma *mmap_vma; mutex_lock(&vdev->vma_lock); list_for_each_entry(mmap_vma, &vdev->vma_list, vma_next) { if (mmap_vma->vma == vma) { list_del(&mmap_vma->vma_next); kfree(mmap_vma); break; } } mutex_unlock(&vdev->vma_lock); } static vm_fault_t vfio_pci_mmap_fault(struct vm_fault *vmf) { struct vm_area_struct *vma = vmf->vma; struct vfio_pci_core_device *vdev = vma->vm_private_data; struct vfio_pci_mmap_vma *mmap_vma; vm_fault_t ret = VM_FAULT_NOPAGE; mutex_lock(&vdev->vma_lock); down_read(&vdev->memory_lock); /* * Memory region cannot be accessed if the low power feature is engaged * or memory access is disabled. */ if (vdev->pm_runtime_engaged || !__vfio_pci_memory_enabled(vdev)) { ret = VM_FAULT_SIGBUS; goto up_out; } /* * We populate the whole vma on fault, so we need to test whether * the vma has already been mapped, such as for concurrent faults * to the same vma. io_remap_pfn_range() will trigger a BUG_ON if * we ask it to fill the same range again. */ list_for_each_entry(mmap_vma, &vdev->vma_list, vma_next) { if (mmap_vma->vma == vma) goto up_out; } if (io_remap_pfn_range(vma, vma->vm_start, vma->vm_pgoff, vma->vm_end - vma->vm_start, vma->vm_page_prot)) { ret = VM_FAULT_SIGBUS; zap_vma_ptes(vma, vma->vm_start, vma->vm_end - vma->vm_start); goto up_out; } if (__vfio_pci_add_vma(vdev, vma)) { ret = VM_FAULT_OOM; zap_vma_ptes(vma, vma->vm_start, vma->vm_end - vma->vm_start); } up_out: up_read(&vdev->memory_lock); mutex_unlock(&vdev->vma_lock); return ret; } static const struct vm_operations_struct vfio_pci_mmap_ops = { .open = vfio_pci_mmap_open, .close = vfio_pci_mmap_close, .fault = vfio_pci_mmap_fault, }; int vfio_pci_core_mmap(struct vfio_device *core_vdev, struct vm_area_struct *vma) { struct vfio_pci_core_device *vdev = container_of(core_vdev, struct vfio_pci_core_device, vdev); struct pci_dev *pdev = vdev->pdev; unsigned int index; u64 phys_len, req_len, pgoff, req_start; int ret; index = vma->vm_pgoff >> (VFIO_PCI_OFFSET_SHIFT - PAGE_SHIFT); if (index >= VFIO_PCI_NUM_REGIONS + vdev->num_regions) return -EINVAL; if (vma->vm_end < vma->vm_start) return -EINVAL; if ((vma->vm_flags & VM_SHARED) == 0) return -EINVAL; if (index >= VFIO_PCI_NUM_REGIONS) { int regnum = index - VFIO_PCI_NUM_REGIONS; struct vfio_pci_region *region = vdev->region + regnum; if (region->ops && region->ops->mmap && (region->flags & VFIO_REGION_INFO_FLAG_MMAP)) return region->ops->mmap(vdev, region, vma); return -EINVAL; } if (index >= VFIO_PCI_ROM_REGION_INDEX) return -EINVAL; if (!vdev->bar_mmap_supported[index]) return -EINVAL; phys_len = PAGE_ALIGN(pci_resource_len(pdev, index)); req_len = vma->vm_end - vma->vm_start; pgoff = vma->vm_pgoff & ((1U << (VFIO_PCI_OFFSET_SHIFT - PAGE_SHIFT)) - 1); req_start = pgoff << PAGE_SHIFT; if (req_start + req_len > phys_len) return -EINVAL; /* * Even though we don't make use of the barmap for the mmap, * we need to request the region and the barmap tracks that. */ if (!vdev->barmap[index]) { ret = pci_request_selected_regions(pdev, 1 << index, "vfio-pci"); if (ret) return ret; vdev->barmap[index] = pci_iomap(pdev, index, 0); if (!vdev->barmap[index]) { pci_release_selected_regions(pdev, 1 << index); return -ENOMEM; } } vma->vm_private_data = vdev; vma->vm_page_prot = pgprot_noncached(vma->vm_page_prot); vma->vm_pgoff = (pci_resource_start(pdev, index) >> PAGE_SHIFT) + pgoff; /* * See remap_pfn_range(), called from vfio_pci_fault() but we can't * change vm_flags within the fault handler. Set them now. */ vm_flags_set(vma, VM_IO | VM_PFNMAP | VM_DONTEXPAND | VM_DONTDUMP); vma->vm_ops = &vfio_pci_mmap_ops; return 0; } EXPORT_SYMBOL_GPL(vfio_pci_core_mmap); void vfio_pci_core_request(struct vfio_device *core_vdev, unsigned int count) { struct vfio_pci_core_device *vdev = container_of(core_vdev, struct vfio_pci_core_device, vdev); struct pci_dev *pdev = vdev->pdev; mutex_lock(&vdev->igate); if (vdev->req_trigger) { if (!(count % 10)) pci_notice_ratelimited(pdev, "Relaying device request to user (#%u)\n", count); eventfd_signal(vdev->req_trigger, 1); } else if (count == 0) { pci_warn(pdev, "No device request channel registered, blocked until released by user\n"); } mutex_unlock(&vdev->igate); } EXPORT_SYMBOL_GPL(vfio_pci_core_request); static int vfio_pci_validate_vf_token(struct vfio_pci_core_device *vdev, bool vf_token, uuid_t *uuid) { /* * There's always some degree of trust or collaboration between SR-IOV * PF and VFs, even if just that the PF hosts the SR-IOV capability and * can disrupt VFs with a reset, but often the PF has more explicit * access to deny service to the VF or access data passed through the * VF. We therefore require an opt-in via a shared VF token (UUID) to * represent this trust. This both prevents that a VF driver might * assume the PF driver is a trusted, in-kernel driver, and also that * a PF driver might be replaced with a rogue driver, unknown to in-use * VF drivers. * * Therefore when presented with a VF, if the PF is a vfio device and * it is bound to the vfio-pci driver, the user needs to provide a VF * token to access the device, in the form of appending a vf_token to * the device name, for example: * * "0000:04:10.0 vf_token=bd8d9d2b-5a5f-4f5a-a211-f591514ba1f3" * * When presented with a PF which has VFs in use, the user must also * provide the current VF token to prove collaboration with existing * VF users. If VFs are not in use, the VF token provided for the PF * device will act to set the VF token. * * If the VF token is provided but unused, an error is generated. */ if (vdev->pdev->is_virtfn) { struct vfio_pci_core_device *pf_vdev = vdev->sriov_pf_core_dev; bool match; if (!pf_vdev) { if (!vf_token) return 0; /* PF is not vfio-pci, no VF token */ pci_info_ratelimited(vdev->pdev, "VF token incorrectly provided, PF not bound to vfio-pci\n"); return -EINVAL; } if (!vf_token) { pci_info_ratelimited(vdev->pdev, "VF token required to access device\n"); return -EACCES; } mutex_lock(&pf_vdev->vf_token->lock); match = uuid_equal(uuid, &pf_vdev->vf_token->uuid); mutex_unlock(&pf_vdev->vf_token->lock); if (!match) { pci_info_ratelimited(vdev->pdev, "Incorrect VF token provided for device\n"); return -EACCES; } } else if (vdev->vf_token) { mutex_lock(&vdev->vf_token->lock); if (vdev->vf_token->users) { if (!vf_token) { mutex_unlock(&vdev->vf_token->lock); pci_info_ratelimited(vdev->pdev, "VF token required to access device\n"); return -EACCES; } if (!uuid_equal(uuid, &vdev->vf_token->uuid)) { mutex_unlock(&vdev->vf_token->lock); pci_info_ratelimited(vdev->pdev, "Incorrect VF token provided for device\n"); return -EACCES; } } else if (vf_token) { uuid_copy(&vdev->vf_token->uuid, uuid); } mutex_unlock(&vdev->vf_token->lock); } else if (vf_token) { pci_info_ratelimited(vdev->pdev, "VF token incorrectly provided, not a PF or VF\n"); return -EINVAL; } return 0; } #define VF_TOKEN_ARG "vf_token=" int vfio_pci_core_match(struct vfio_device *core_vdev, char *buf) { struct vfio_pci_core_device *vdev = container_of(core_vdev, struct vfio_pci_core_device, vdev); bool vf_token = false; uuid_t uuid; int ret; if (strncmp(pci_name(vdev->pdev), buf, strlen(pci_name(vdev->pdev)))) return 0; /* No match */ if (strlen(buf) > strlen(pci_name(vdev->pdev))) { buf += strlen(pci_name(vdev->pdev)); if (*buf != ' ') return 0; /* No match: non-whitespace after name */ while (*buf) { if (*buf == ' ') { buf++; continue; } if (!vf_token && !strncmp(buf, VF_TOKEN_ARG, strlen(VF_TOKEN_ARG))) { buf += strlen(VF_TOKEN_ARG); if (strlen(buf) < UUID_STRING_LEN) return -EINVAL; ret = uuid_parse(buf, &uuid); if (ret) return ret; vf_token = true; buf += UUID_STRING_LEN; } else { /* Unknown/duplicate option */ return -EINVAL; } } } ret = vfio_pci_validate_vf_token(vdev, vf_token, &uuid); if (ret) return ret; return 1; /* Match */ } EXPORT_SYMBOL_GPL(vfio_pci_core_match); static int vfio_pci_bus_notifier(struct notifier_block *nb, unsigned long action, void *data) { struct vfio_pci_core_device *vdev = container_of(nb, struct vfio_pci_core_device, nb); struct device *dev = data; struct pci_dev *pdev = to_pci_dev(dev); struct pci_dev *physfn = pci_physfn(pdev); if (action == BUS_NOTIFY_ADD_DEVICE && pdev->is_virtfn && physfn == vdev->pdev) { pci_info(vdev->pdev, "Captured SR-IOV VF %s driver_override\n", pci_name(pdev)); pdev->driver_override = kasprintf(GFP_KERNEL, "%s", vdev->vdev.ops->name); } else if (action == BUS_NOTIFY_BOUND_DRIVER && pdev->is_virtfn && physfn == vdev->pdev) { struct pci_driver *drv = pci_dev_driver(pdev); if (drv && drv != pci_dev_driver(vdev->pdev)) pci_warn(vdev->pdev, "VF %s bound to driver %s while PF bound to driver %s\n", pci_name(pdev), drv->name, pci_dev_driver(vdev->pdev)->name); } return 0; } static int vfio_pci_vf_init(struct vfio_pci_core_device *vdev) { struct pci_dev *pdev = vdev->pdev; struct vfio_pci_core_device *cur; struct pci_dev *physfn; int ret; if (pdev->is_virtfn) { /* * If this VF was created by our vfio_pci_core_sriov_configure() * then we can find the PF vfio_pci_core_device now, and due to * the locking in pci_disable_sriov() it cannot change until * this VF device driver is removed. */ physfn = pci_physfn(vdev->pdev); mutex_lock(&vfio_pci_sriov_pfs_mutex); list_for_each_entry(cur, &vfio_pci_sriov_pfs, sriov_pfs_item) { if (cur->pdev == physfn) { vdev->sriov_pf_core_dev = cur; break; } } mutex_unlock(&vfio_pci_sriov_pfs_mutex); return 0; } /* Not a SRIOV PF */ if (!pdev->is_physfn) return 0; vdev->vf_token = kzalloc(sizeof(*vdev->vf_token), GFP_KERNEL); if (!vdev->vf_token) return -ENOMEM; mutex_init(&vdev->vf_token->lock); uuid_gen(&vdev->vf_token->uuid); vdev->nb.notifier_call = vfio_pci_bus_notifier; ret = bus_register_notifier(&pci_bus_type, &vdev->nb); if (ret) { kfree(vdev->vf_token); return ret; } return 0; } static void vfio_pci_vf_uninit(struct vfio_pci_core_device *vdev) { if (!vdev->vf_token) return; bus_unregister_notifier(&pci_bus_type, &vdev->nb); WARN_ON(vdev->vf_token->users); mutex_destroy(&vdev->vf_token->lock); kfree(vdev->vf_token); } static int vfio_pci_vga_init(struct vfio_pci_core_device *vdev) { struct pci_dev *pdev = vdev->pdev; int ret; if (!vfio_pci_is_vga(pdev)) return 0; ret = aperture_remove_conflicting_pci_devices(pdev, vdev->vdev.ops->name); if (ret) return ret; ret = vga_client_register(pdev, vfio_pci_set_decode); if (ret) return ret; vga_set_legacy_decoding(pdev, vfio_pci_set_decode(pdev, false)); return 0; } static void vfio_pci_vga_uninit(struct vfio_pci_core_device *vdev) { struct pci_dev *pdev = vdev->pdev; if (!vfio_pci_is_vga(pdev)) return; vga_client_unregister(pdev); vga_set_legacy_decoding(pdev, VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM | VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM); } int vfio_pci_core_init_dev(struct vfio_device *core_vdev) { struct vfio_pci_core_device *vdev = container_of(core_vdev, struct vfio_pci_core_device, vdev); vdev->pdev = to_pci_dev(core_vdev->dev); vdev->irq_type = VFIO_PCI_NUM_IRQS; mutex_init(&vdev->igate); spin_lock_init(&vdev->irqlock); mutex_init(&vdev->ioeventfds_lock); INIT_LIST_HEAD(&vdev->dummy_resources_list); INIT_LIST_HEAD(&vdev->ioeventfds_list); mutex_init(&vdev->vma_lock); INIT_LIST_HEAD(&vdev->vma_list); INIT_LIST_HEAD(&vdev->sriov_pfs_item); init_rwsem(&vdev->memory_lock); xa_init(&vdev->ctx); return 0; } EXPORT_SYMBOL_GPL(vfio_pci_core_init_dev); void vfio_pci_core_release_dev(struct vfio_device *core_vdev) { struct vfio_pci_core_device *vdev = container_of(core_vdev, struct vfio_pci_core_device, vdev); mutex_destroy(&vdev->igate); mutex_destroy(&vdev->ioeventfds_lock); mutex_destroy(&vdev->vma_lock); kfree(vdev->region); kfree(vdev->pm_save); } EXPORT_SYMBOL_GPL(vfio_pci_core_release_dev); int vfio_pci_core_register_device(struct vfio_pci_core_device *vdev) { struct pci_dev *pdev = vdev->pdev; struct device *dev = &pdev->dev; int ret; /* Drivers must set the vfio_pci_core_device to their drvdata */ if (WARN_ON(vdev != dev_get_drvdata(dev))) return -EINVAL; if (pdev->hdr_type != PCI_HEADER_TYPE_NORMAL) return -EINVAL; if (vdev->vdev.mig_ops) { if (!(vdev->vdev.mig_ops->migration_get_state && vdev->vdev.mig_ops->migration_set_state && vdev->vdev.mig_ops->migration_get_data_size) || !(vdev->vdev.migration_flags & VFIO_MIGRATION_STOP_COPY)) return -EINVAL; } if (vdev->vdev.log_ops && !(vdev->vdev.log_ops->log_start && vdev->vdev.log_ops->log_stop && vdev->vdev.log_ops->log_read_and_clear)) return -EINVAL; /* * Prevent binding to PFs with VFs enabled, the VFs might be in use * by the host or other users. We cannot capture the VFs if they * already exist, nor can we track VF users. Disabling SR-IOV here * would initiate removing the VFs, which would unbind the driver, * which is prone to blocking if that VF is also in use by vfio-pci. * Just reject these PFs and let the user sort it out. */ if (pci_num_vf(pdev)) { pci_warn(pdev, "Cannot bind to PF with SR-IOV enabled\n"); return -EBUSY; } if (pci_is_root_bus(pdev->bus)) { ret = vfio_assign_device_set(&vdev->vdev, vdev); } else if (!pci_probe_reset_slot(pdev->slot)) { ret = vfio_assign_device_set(&vdev->vdev, pdev->slot); } else { /* * If there is no slot reset support for this device, the whole * bus needs to be grouped together to support bus-wide resets. */ ret = vfio_assign_device_set(&vdev->vdev, pdev->bus); } if (ret) return ret; ret = vfio_pci_vf_init(vdev); if (ret) return ret; ret = vfio_pci_vga_init(vdev); if (ret) goto out_vf; vfio_pci_probe_power_state(vdev); /* * pci-core sets the device power state to an unknown value at * bootup and after being removed from a driver. The only * transition it allows from this unknown state is to D0, which * typically happens when a driver calls pci_enable_device(). * We're not ready to enable the device yet, but we do want to * be able to get to D3. Therefore first do a D0 transition * before enabling runtime PM. */ vfio_pci_set_power_state(vdev, PCI_D0); dev->driver->pm = &vfio_pci_core_pm_ops; pm_runtime_allow(dev); if (!disable_idle_d3) pm_runtime_put(dev); ret = vfio_register_group_dev(&vdev->vdev); if (ret) goto out_power; return 0; out_power: if (!disable_idle_d3) pm_runtime_get_noresume(dev); pm_runtime_forbid(dev); out_vf: vfio_pci_vf_uninit(vdev); return ret; } EXPORT_SYMBOL_GPL(vfio_pci_core_register_device); void vfio_pci_core_unregister_device(struct vfio_pci_core_device *vdev) { vfio_pci_core_sriov_configure(vdev, 0); vfio_unregister_group_dev(&vdev->vdev); vfio_pci_vf_uninit(vdev); vfio_pci_vga_uninit(vdev); if (!disable_idle_d3) pm_runtime_get_noresume(&vdev->pdev->dev); pm_runtime_forbid(&vdev->pdev->dev); } EXPORT_SYMBOL_GPL(vfio_pci_core_unregister_device); pci_ers_result_t vfio_pci_core_aer_err_detected(struct pci_dev *pdev, pci_channel_state_t state) { struct vfio_pci_core_device *vdev = dev_get_drvdata(&pdev->dev); mutex_lock(&vdev->igate); if (vdev->err_trigger) eventfd_signal(vdev->err_trigger, 1); mutex_unlock(&vdev->igate); return PCI_ERS_RESULT_CAN_RECOVER; } EXPORT_SYMBOL_GPL(vfio_pci_core_aer_err_detected); int vfio_pci_core_sriov_configure(struct vfio_pci_core_device *vdev, int nr_virtfn) { struct pci_dev *pdev = vdev->pdev; int ret = 0; device_lock_assert(&pdev->dev); if (nr_virtfn) { mutex_lock(&vfio_pci_sriov_pfs_mutex); /* * The thread that adds the vdev to the list is the only thread * that gets to call pci_enable_sriov() and we will only allow * it to be called once without going through * pci_disable_sriov() */ if (!list_empty(&vdev->sriov_pfs_item)) { ret = -EINVAL; goto out_unlock; } list_add_tail(&vdev->sriov_pfs_item, &vfio_pci_sriov_pfs); mutex_unlock(&vfio_pci_sriov_pfs_mutex); /* * The PF power state should always be higher than the VF power * state. The PF can be in low power state either with runtime * power management (when there is no user) or PCI_PM_CTRL * register write by the user. If PF is in the low power state, * then change the power state to D0 first before enabling * SR-IOV. Also, this function can be called at any time, and * userspace PCI_PM_CTRL write can race against this code path, * so protect the same with 'memory_lock'. */ ret = pm_runtime_resume_and_get(&pdev->dev); if (ret) goto out_del; down_write(&vdev->memory_lock); vfio_pci_set_power_state(vdev, PCI_D0); ret = pci_enable_sriov(pdev, nr_virtfn); up_write(&vdev->memory_lock); if (ret) { pm_runtime_put(&pdev->dev); goto out_del; } return nr_virtfn; } if (pci_num_vf(pdev)) { pci_disable_sriov(pdev); pm_runtime_put(&pdev->dev); } out_del: mutex_lock(&vfio_pci_sriov_pfs_mutex); list_del_init(&vdev->sriov_pfs_item); out_unlock: mutex_unlock(&vfio_pci_sriov_pfs_mutex); return ret; } EXPORT_SYMBOL_GPL(vfio_pci_core_sriov_configure); const struct pci_error_handlers vfio_pci_core_err_handlers = { .error_detected = vfio_pci_core_aer_err_detected, }; EXPORT_SYMBOL_GPL(vfio_pci_core_err_handlers); static bool vfio_dev_in_groups(struct vfio_device *vdev, struct vfio_pci_group_info *groups) { unsigned int i; if (!groups) return false; for (i = 0; i < groups->count; i++) if (vfio_file_has_dev(groups->files[i], vdev)) return true; return false; } static int vfio_pci_is_device_in_set(struct pci_dev *pdev, void *data) { struct vfio_device_set *dev_set = data; return vfio_find_device_in_devset(dev_set, &pdev->dev) ? 0 : -ENODEV; } /* * vfio-core considers a group to be viable and will create a vfio_device even * if some devices are bound to drivers like pci-stub or pcieport. Here we * require all PCI devices to be inside our dev_set since that ensures they stay * put and that every driver controlling the device can co-ordinate with the * device reset. * * Returns the pci_dev to pass to pci_reset_bus() if every PCI device to be * reset is inside the dev_set, and pci_reset_bus() can succeed. NULL otherwise. */ static struct pci_dev * vfio_pci_dev_set_resettable(struct vfio_device_set *dev_set) { struct pci_dev *pdev; lockdep_assert_held(&dev_set->lock); /* * By definition all PCI devices in the dev_set share the same PCI * reset, so any pci_dev will have the same outcomes for * pci_probe_reset_*() and pci_reset_bus(). */ pdev = list_first_entry(&dev_set->device_list, struct vfio_pci_core_device, vdev.dev_set_list)->pdev; /* pci_reset_bus() is supported */ if (pci_probe_reset_slot(pdev->slot) && pci_probe_reset_bus(pdev->bus)) return NULL; if (vfio_pci_for_each_slot_or_bus(pdev, vfio_pci_is_device_in_set, dev_set, !pci_probe_reset_slot(pdev->slot))) return NULL; return pdev; } static int vfio_pci_dev_set_pm_runtime_get(struct vfio_device_set *dev_set) { struct vfio_pci_core_device *cur; int ret; list_for_each_entry(cur, &dev_set->device_list, vdev.dev_set_list) { ret = pm_runtime_resume_and_get(&cur->pdev->dev); if (ret) goto unwind; } return 0; unwind: list_for_each_entry_continue_reverse(cur, &dev_set->device_list, vdev.dev_set_list) pm_runtime_put(&cur->pdev->dev); return ret; } /* * We need to get memory_lock for each device, but devices can share mmap_lock, * therefore we need to zap and hold the vma_lock for each device, and only then * get each memory_lock. */ static int vfio_pci_dev_set_hot_reset(struct vfio_device_set *dev_set, struct vfio_pci_group_info *groups, struct iommufd_ctx *iommufd_ctx) { struct vfio_pci_core_device *cur_mem; struct vfio_pci_core_device *cur_vma; struct vfio_pci_core_device *cur; struct pci_dev *pdev; bool is_mem = true; int ret; mutex_lock(&dev_set->lock); cur_mem = list_first_entry(&dev_set->device_list, struct vfio_pci_core_device, vdev.dev_set_list); pdev = vfio_pci_dev_set_resettable(dev_set); if (!pdev) { ret = -EINVAL; goto err_unlock; } /* * Some of the devices in the dev_set can be in the runtime suspended * state. Increment the usage count for all the devices in the dev_set * before reset and decrement the same after reset. */ ret = vfio_pci_dev_set_pm_runtime_get(dev_set); if (ret) goto err_unlock; list_for_each_entry(cur_vma, &dev_set->device_list, vdev.dev_set_list) { bool owned; /* * Test whether all the affected devices can be reset by the * user. * * If called from a group opened device and the user provides * a set of groups, all the devices in the dev_set should be * contained by the set of groups provided by the user. * * If called from a cdev opened device and the user provides * a zero-length array, all the devices in the dev_set must * be bound to the same iommufd_ctx as the input iommufd_ctx. * If there is any device that has not been bound to any * iommufd_ctx yet, check if its iommu_group has any device * bound to the input iommufd_ctx. Such devices can be * considered owned by the input iommufd_ctx as the device * cannot be owned by another iommufd_ctx when its iommu_group * is owned. * * Otherwise, reset is not allowed. */ if (iommufd_ctx) { int devid = vfio_iommufd_get_dev_id(&cur_vma->vdev, iommufd_ctx); owned = (devid > 0 || devid == -ENOENT); } else { owned = vfio_dev_in_groups(&cur_vma->vdev, groups); } if (!owned) { ret = -EINVAL; goto err_undo; } /* * Locking multiple devices is prone to deadlock, runaway and * unwind if we hit contention. */ if (!vfio_pci_zap_and_vma_lock(cur_vma, true)) { ret = -EBUSY; goto err_undo; } } cur_vma = NULL; list_for_each_entry(cur_mem, &dev_set->device_list, vdev.dev_set_list) { if (!down_write_trylock(&cur_mem->memory_lock)) { ret = -EBUSY; goto err_undo; } mutex_unlock(&cur_mem->vma_lock); } cur_mem = NULL; /* * The pci_reset_bus() will reset all the devices in the bus. * The power state can be non-D0 for some of the devices in the bus. * For these devices, the pci_reset_bus() will internally set * the power state to D0 without vfio driver involvement. * For the devices which have NoSoftRst-, the reset function can * cause the PCI config space reset without restoring the original * state (saved locally in 'vdev->pm_save'). */ list_for_each_entry(cur, &dev_set->device_list, vdev.dev_set_list) vfio_pci_set_power_state(cur, PCI_D0); ret = pci_reset_bus(pdev); err_undo: list_for_each_entry(cur, &dev_set->device_list, vdev.dev_set_list) { if (cur == cur_mem) is_mem = false; if (cur == cur_vma) break; if (is_mem) up_write(&cur->memory_lock); else mutex_unlock(&cur->vma_lock); } list_for_each_entry(cur, &dev_set->device_list, vdev.dev_set_list) pm_runtime_put(&cur->pdev->dev); err_unlock: mutex_unlock(&dev_set->lock); return ret; } static bool vfio_pci_dev_set_needs_reset(struct vfio_device_set *dev_set) { struct vfio_pci_core_device *cur; bool needs_reset = false; /* No other VFIO device in the set can be open. */ if (vfio_device_set_open_count(dev_set) > 1) return false; list_for_each_entry(cur, &dev_set->device_list, vdev.dev_set_list) needs_reset |= cur->needs_reset; return needs_reset; } /* * If a bus or slot reset is available for the provided dev_set and: * - All of the devices affected by that bus or slot reset are unused * - At least one of the affected devices is marked dirty via * needs_reset (such as by lack of FLR support) * Then attempt to perform that bus or slot reset. */ static void vfio_pci_dev_set_try_reset(struct vfio_device_set *dev_set) { struct vfio_pci_core_device *cur; struct pci_dev *pdev; bool reset_done = false; if (!vfio_pci_dev_set_needs_reset(dev_set)) return; pdev = vfio_pci_dev_set_resettable(dev_set); if (!pdev) return; /* * Some of the devices in the bus can be in the runtime suspended * state. Increment the usage count for all the devices in the dev_set * before reset and decrement the same after reset. */ if (!disable_idle_d3 && vfio_pci_dev_set_pm_runtime_get(dev_set)) return; if (!pci_reset_bus(pdev)) reset_done = true; list_for_each_entry(cur, &dev_set->device_list, vdev.dev_set_list) { if (reset_done) cur->needs_reset = false; if (!disable_idle_d3) pm_runtime_put(&cur->pdev->dev); } } void vfio_pci_core_set_params(bool is_nointxmask, bool is_disable_vga, bool is_disable_idle_d3) { nointxmask = is_nointxmask; disable_vga = is_disable_vga; disable_idle_d3 = is_disable_idle_d3; } EXPORT_SYMBOL_GPL(vfio_pci_core_set_params); static void vfio_pci_core_cleanup(void) { vfio_pci_uninit_perm_bits(); } static int __init vfio_pci_core_init(void) { /* Allocate shared config space permission data used by all devices */ return vfio_pci_init_perm_bits(); } module_init(vfio_pci_core_init); module_exit(vfio_pci_core_cleanup); MODULE_LICENSE("GPL v2"); MODULE_AUTHOR(DRIVER_AUTHOR); MODULE_DESCRIPTION(DRIVER_DESC); |