Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 | /* Copyright 2016 Advanced Micro Devices, Inc. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be included in * all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR * OTHER DEALINGS IN THE SOFTWARE. * * Authors: AMD * */ #ifndef __DAL_DPP_DCN10_H__ #define __DAL_DPP_DCN10_H__ #include "dpp.h" #define TO_DCN10_DPP(dpp)\ container_of(dpp, struct dcn10_dpp, base) /* TODO: Use correct number of taps. Using polaris values for now */ #define LB_TOTAL_NUMBER_OF_ENTRIES 5124 #define LB_BITS_PER_ENTRY 144 #define TF_SF(reg_name, field_name, post_fix)\ .field_name = reg_name ## __ ## field_name ## post_fix //Used to resolve corner case #define TF2_SF(reg_name, field_name, post_fix)\ .field_name = reg_name ## _ ## field_name ## post_fix #define TF_REG_LIST_DCN(id) \ SRI(CM_GAMUT_REMAP_CONTROL, CM, id),\ SRI(CM_GAMUT_REMAP_C11_C12, CM, id),\ SRI(CM_GAMUT_REMAP_C13_C14, CM, id),\ SRI(CM_GAMUT_REMAP_C21_C22, CM, id),\ SRI(CM_GAMUT_REMAP_C23_C24, CM, id),\ SRI(CM_GAMUT_REMAP_C31_C32, CM, id),\ SRI(CM_GAMUT_REMAP_C33_C34, CM, id),\ SRI(DSCL_EXT_OVERSCAN_LEFT_RIGHT, DSCL, id), \ SRI(DSCL_EXT_OVERSCAN_TOP_BOTTOM, DSCL, id), \ SRI(DSCL_MEM_PWR_STATUS, DSCL, id), \ SRI(DSCL_MEM_PWR_CTRL, DSCL, id), \ SRI(OTG_H_BLANK, DSCL, id), \ SRI(OTG_V_BLANK, DSCL, id), \ SRI(SCL_MODE, DSCL, id), \ SRI(LB_DATA_FORMAT, DSCL, id), \ SRI(LB_MEMORY_CTRL, DSCL, id), \ SRI(DSCL_AUTOCAL, DSCL, id), \ SRI(DSCL_CONTROL, DSCL, id), \ SRI(SCL_BLACK_OFFSET, DSCL, id), \ SRI(SCL_TAP_CONTROL, DSCL, id), \ SRI(SCL_COEF_RAM_TAP_SELECT, DSCL, id), \ SRI(SCL_COEF_RAM_TAP_DATA, DSCL, id), \ SRI(DSCL_2TAP_CONTROL, DSCL, id), \ SRI(MPC_SIZE, DSCL, id), \ SRI(SCL_HORZ_FILTER_SCALE_RATIO, DSCL, id), \ SRI(SCL_VERT_FILTER_SCALE_RATIO, DSCL, id), \ SRI(SCL_HORZ_FILTER_SCALE_RATIO_C, DSCL, id), \ SRI(SCL_VERT_FILTER_SCALE_RATIO_C, DSCL, id), \ SRI(SCL_HORZ_FILTER_INIT, DSCL, id), \ SRI(SCL_HORZ_FILTER_INIT_C, DSCL, id), \ SRI(SCL_VERT_FILTER_INIT, DSCL, id), \ SRI(SCL_VERT_FILTER_INIT_BOT, DSCL, id), \ SRI(SCL_VERT_FILTER_INIT_C, DSCL, id), \ SRI(SCL_VERT_FILTER_INIT_BOT_C, DSCL, id), \ SRI(RECOUT_START, DSCL, id), \ SRI(RECOUT_SIZE, DSCL, id), \ SRI(CM_ICSC_CONTROL, CM, id), \ SRI(CM_ICSC_C11_C12, CM, id), \ SRI(CM_ICSC_C33_C34, CM, id), \ SRI(CM_DGAM_RAMB_START_CNTL_B, CM, id), \ SRI(CM_DGAM_RAMB_START_CNTL_G, CM, id), \ SRI(CM_DGAM_RAMB_START_CNTL_R, CM, id), \ SRI(CM_DGAM_RAMB_SLOPE_CNTL_B, CM, id), \ SRI(CM_DGAM_RAMB_SLOPE_CNTL_G, CM, id), \ SRI(CM_DGAM_RAMB_SLOPE_CNTL_R, CM, id), \ SRI(CM_DGAM_RAMB_END_CNTL1_B, CM, id), \ SRI(CM_DGAM_RAMB_END_CNTL2_B, CM, id), \ SRI(CM_DGAM_RAMB_END_CNTL1_G, CM, id), \ SRI(CM_DGAM_RAMB_END_CNTL2_G, CM, id), \ SRI(CM_DGAM_RAMB_END_CNTL1_R, CM, id), \ SRI(CM_DGAM_RAMB_END_CNTL2_R, CM, id), \ SRI(CM_DGAM_RAMB_REGION_0_1, CM, id), \ SRI(CM_DGAM_RAMB_REGION_14_15, CM, id), \ SRI(CM_DGAM_RAMA_START_CNTL_B, CM, id), \ SRI(CM_DGAM_RAMA_START_CNTL_G, CM, id), \ SRI(CM_DGAM_RAMA_START_CNTL_R, CM, id), \ SRI(CM_DGAM_RAMA_SLOPE_CNTL_B, CM, id), \ SRI(CM_DGAM_RAMA_SLOPE_CNTL_G, CM, id), \ SRI(CM_DGAM_RAMA_SLOPE_CNTL_R, CM, id), \ SRI(CM_DGAM_RAMA_END_CNTL1_B, CM, id), \ SRI(CM_DGAM_RAMA_END_CNTL2_B, CM, id), \ SRI(CM_DGAM_RAMA_END_CNTL1_G, CM, id), \ SRI(CM_DGAM_RAMA_END_CNTL2_G, CM, id), \ SRI(CM_DGAM_RAMA_END_CNTL1_R, CM, id), \ SRI(CM_DGAM_RAMA_END_CNTL2_R, CM, id), \ SRI(CM_DGAM_RAMA_REGION_0_1, CM, id), \ SRI(CM_DGAM_RAMA_REGION_14_15, CM, id), \ SRI(CM_MEM_PWR_CTRL, CM, id), \ SRI(CM_DGAM_LUT_WRITE_EN_MASK, CM, id), \ SRI(CM_DGAM_LUT_INDEX, CM, id), \ SRI(CM_DGAM_LUT_DATA, CM, id), \ SRI(CM_CONTROL, CM, id), \ SRI(CM_DGAM_CONTROL, CM, id), \ SRI(CM_TEST_DEBUG_INDEX, CM, id), \ SRI(CM_TEST_DEBUG_DATA, CM, id), \ SRI(FORMAT_CONTROL, CNVC_CFG, id), \ SRI(CNVC_SURFACE_PIXEL_FORMAT, CNVC_CFG, id), \ SRI(CURSOR0_CONTROL, CNVC_CUR, id), \ SRI(CURSOR0_COLOR0, CNVC_CUR, id), \ SRI(CURSOR0_COLOR1, CNVC_CUR, id), \ SRI(CURSOR0_FP_SCALE_BIAS, CNVC_CUR, id), \ SRI(DPP_CONTROL, DPP_TOP, id), \ SRI(CM_HDR_MULT_COEF, CM, id) #define TF_REG_LIST_DCN10(id) \ TF_REG_LIST_DCN(id), \ SRI(CM_COMA_C11_C12, CM, id),\ SRI(CM_COMA_C33_C34, CM, id),\ SRI(CM_COMB_C11_C12, CM, id),\ SRI(CM_COMB_C33_C34, CM, id),\ SRI(CM_OCSC_CONTROL, CM, id), \ SRI(CM_OCSC_C11_C12, CM, id), \ SRI(CM_OCSC_C33_C34, CM, id), \ SRI(CM_BNS_VALUES_R, CM, id), \ SRI(CM_BNS_VALUES_G, CM, id), \ SRI(CM_BNS_VALUES_B, CM, id), \ SRI(CM_MEM_PWR_CTRL, CM, id), \ SRI(CM_RGAM_LUT_DATA, CM, id), \ SRI(CM_RGAM_LUT_WRITE_EN_MASK, CM, id),\ SRI(CM_RGAM_LUT_INDEX, CM, id), \ SRI(CM_RGAM_RAMB_START_CNTL_B, CM, id), \ SRI(CM_RGAM_RAMB_START_CNTL_G, CM, id), \ SRI(CM_RGAM_RAMB_START_CNTL_R, CM, id), \ SRI(CM_RGAM_RAMB_SLOPE_CNTL_B, CM, id), \ SRI(CM_RGAM_RAMB_SLOPE_CNTL_G, CM, id), \ SRI(CM_RGAM_RAMB_SLOPE_CNTL_R, CM, id), \ SRI(CM_RGAM_RAMB_END_CNTL1_B, CM, id), \ SRI(CM_RGAM_RAMB_END_CNTL2_B, CM, id), \ SRI(CM_RGAM_RAMB_END_CNTL1_G, CM, id), \ SRI(CM_RGAM_RAMB_END_CNTL2_G, CM, id), \ SRI(CM_RGAM_RAMB_END_CNTL1_R, CM, id), \ SRI(CM_RGAM_RAMB_END_CNTL2_R, CM, id), \ SRI(CM_RGAM_RAMB_REGION_0_1, CM, id), \ SRI(CM_RGAM_RAMB_REGION_32_33, CM, id), \ SRI(CM_RGAM_RAMA_START_CNTL_B, CM, id), \ SRI(CM_RGAM_RAMA_START_CNTL_G, CM, id), \ SRI(CM_RGAM_RAMA_START_CNTL_R, CM, id), \ SRI(CM_RGAM_RAMA_SLOPE_CNTL_B, CM, id), \ SRI(CM_RGAM_RAMA_SLOPE_CNTL_G, CM, id), \ SRI(CM_RGAM_RAMA_SLOPE_CNTL_R, CM, id), \ SRI(CM_RGAM_RAMA_END_CNTL1_B, CM, id), \ SRI(CM_RGAM_RAMA_END_CNTL2_B, CM, id), \ SRI(CM_RGAM_RAMA_END_CNTL1_G, CM, id), \ SRI(CM_RGAM_RAMA_END_CNTL2_G, CM, id), \ SRI(CM_RGAM_RAMA_END_CNTL1_R, CM, id), \ SRI(CM_RGAM_RAMA_END_CNTL2_R, CM, id), \ SRI(CM_RGAM_RAMA_REGION_0_1, CM, id), \ SRI(CM_RGAM_RAMA_REGION_32_33, CM, id), \ SRI(CM_RGAM_CONTROL, CM, id), \ SRI(CM_IGAM_CONTROL, CM, id), \ SRI(CM_IGAM_LUT_RW_CONTROL, CM, id), \ SRI(CM_IGAM_LUT_RW_INDEX, CM, id), \ SRI(CM_IGAM_LUT_SEQ_COLOR, CM, id), \ SRI(CURSOR_CONTROL, CURSOR, id), \ SRI(CM_CMOUT_CONTROL, CM, id) #define TF_REG_LIST_SH_MASK_DCN(mask_sh)\ TF_SF(CM0_CM_GAMUT_REMAP_CONTROL, CM_GAMUT_REMAP_MODE, mask_sh),\ TF_SF(CM0_CM_GAMUT_REMAP_C11_C12, CM_GAMUT_REMAP_C11, mask_sh),\ TF_SF(CM0_CM_GAMUT_REMAP_C11_C12, CM_GAMUT_REMAP_C12, mask_sh),\ TF_SF(CM0_CM_GAMUT_REMAP_C13_C14, CM_GAMUT_REMAP_C13, mask_sh),\ TF_SF(CM0_CM_GAMUT_REMAP_C13_C14, CM_GAMUT_REMAP_C14, mask_sh),\ TF_SF(CM0_CM_GAMUT_REMAP_C21_C22, CM_GAMUT_REMAP_C21, mask_sh),\ TF_SF(CM0_CM_GAMUT_REMAP_C21_C22, CM_GAMUT_REMAP_C22, mask_sh),\ TF_SF(CM0_CM_GAMUT_REMAP_C23_C24, CM_GAMUT_REMAP_C23, mask_sh),\ TF_SF(CM0_CM_GAMUT_REMAP_C23_C24, CM_GAMUT_REMAP_C24, mask_sh),\ TF_SF(CM0_CM_GAMUT_REMAP_C31_C32, CM_GAMUT_REMAP_C31, mask_sh),\ TF_SF(CM0_CM_GAMUT_REMAP_C31_C32, CM_GAMUT_REMAP_C32, mask_sh),\ TF_SF(CM0_CM_GAMUT_REMAP_C33_C34, CM_GAMUT_REMAP_C33, mask_sh),\ TF_SF(CM0_CM_GAMUT_REMAP_C33_C34, CM_GAMUT_REMAP_C34, mask_sh),\ TF_SF(DSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT, EXT_OVERSCAN_LEFT, mask_sh),\ TF_SF(DSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT, EXT_OVERSCAN_RIGHT, mask_sh),\ TF_SF(DSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM, EXT_OVERSCAN_BOTTOM, mask_sh),\ TF_SF(DSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM, EXT_OVERSCAN_TOP, mask_sh),\ TF_SF(DSCL0_OTG_H_BLANK, OTG_H_BLANK_START, mask_sh),\ TF_SF(DSCL0_OTG_H_BLANK, OTG_H_BLANK_END, mask_sh),\ TF_SF(DSCL0_OTG_V_BLANK, OTG_V_BLANK_START, mask_sh),\ TF_SF(DSCL0_OTG_V_BLANK, OTG_V_BLANK_END, mask_sh),\ TF_SF(DSCL0_LB_DATA_FORMAT, INTERLEAVE_EN, mask_sh),\ TF2_SF(DSCL0, LB_DATA_FORMAT__ALPHA_EN, mask_sh),\ TF_SF(DSCL0_LB_MEMORY_CTRL, MEMORY_CONFIG, mask_sh),\ TF_SF(DSCL0_LB_MEMORY_CTRL, LB_MAX_PARTITIONS, mask_sh),\ TF_SF(DSCL0_DSCL_AUTOCAL, AUTOCAL_MODE, mask_sh),\ TF_SF(DSCL0_DSCL_AUTOCAL, AUTOCAL_NUM_PIPE, mask_sh),\ TF_SF(DSCL0_DSCL_AUTOCAL, AUTOCAL_PIPE_ID, mask_sh),\ TF_SF(DSCL0_DSCL_CONTROL, SCL_BOUNDARY_MODE, mask_sh),\ TF_SF(DSCL0_SCL_BLACK_OFFSET, SCL_BLACK_OFFSET_RGB_Y, mask_sh),\ TF_SF(DSCL0_SCL_BLACK_OFFSET, SCL_BLACK_OFFSET_CBCR, mask_sh),\ TF_SF(DSCL0_SCL_TAP_CONTROL, SCL_V_NUM_TAPS, mask_sh),\ TF_SF(DSCL0_SCL_TAP_CONTROL, SCL_H_NUM_TAPS, mask_sh),\ TF_SF(DSCL0_SCL_TAP_CONTROL, SCL_V_NUM_TAPS_C, mask_sh),\ TF_SF(DSCL0_SCL_TAP_CONTROL, SCL_H_NUM_TAPS_C, mask_sh),\ TF_SF(DSCL0_SCL_COEF_RAM_TAP_SELECT, SCL_COEF_RAM_TAP_PAIR_IDX, mask_sh),\ TF_SF(DSCL0_SCL_COEF_RAM_TAP_SELECT, SCL_COEF_RAM_PHASE, mask_sh),\ TF_SF(DSCL0_SCL_COEF_RAM_TAP_SELECT, SCL_COEF_RAM_FILTER_TYPE, mask_sh),\ TF_SF(DSCL0_SCL_COEF_RAM_TAP_DATA, SCL_COEF_RAM_EVEN_TAP_COEF, mask_sh),\ TF_SF(DSCL0_SCL_COEF_RAM_TAP_DATA, SCL_COEF_RAM_EVEN_TAP_COEF_EN, mask_sh),\ TF_SF(DSCL0_SCL_COEF_RAM_TAP_DATA, SCL_COEF_RAM_ODD_TAP_COEF, mask_sh),\ TF_SF(DSCL0_SCL_COEF_RAM_TAP_DATA, SCL_COEF_RAM_ODD_TAP_COEF_EN, mask_sh),\ TF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_H_2TAP_HARDCODE_COEF_EN, mask_sh),\ TF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_H_2TAP_SHARP_EN, mask_sh),\ TF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_H_2TAP_SHARP_FACTOR, mask_sh),\ TF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_V_2TAP_HARDCODE_COEF_EN, mask_sh),\ TF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_V_2TAP_SHARP_EN, mask_sh),\ TF_SF(DSCL0_DSCL_2TAP_CONTROL, SCL_V_2TAP_SHARP_FACTOR, mask_sh),\ TF_SF(DSCL0_SCL_MODE, SCL_COEF_RAM_SELECT, mask_sh),\ TF_SF(DSCL0_SCL_MODE, DSCL_MODE, mask_sh),\ TF_SF(DSCL0_RECOUT_START, RECOUT_START_X, mask_sh),\ TF_SF(DSCL0_RECOUT_START, RECOUT_START_Y, mask_sh),\ TF_SF(DSCL0_RECOUT_SIZE, RECOUT_WIDTH, mask_sh),\ TF_SF(DSCL0_RECOUT_SIZE, RECOUT_HEIGHT, mask_sh),\ TF_SF(DSCL0_MPC_SIZE, MPC_WIDTH, mask_sh),\ TF_SF(DSCL0_MPC_SIZE, MPC_HEIGHT, mask_sh),\ TF_SF(DSCL0_SCL_HORZ_FILTER_SCALE_RATIO, SCL_H_SCALE_RATIO, mask_sh),\ TF_SF(DSCL0_SCL_VERT_FILTER_SCALE_RATIO, SCL_V_SCALE_RATIO, mask_sh),\ TF_SF(DSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C, SCL_H_SCALE_RATIO_C, mask_sh),\ TF_SF(DSCL0_SCL_VERT_FILTER_SCALE_RATIO_C, SCL_V_SCALE_RATIO_C, mask_sh),\ TF_SF(DSCL0_SCL_HORZ_FILTER_INIT, SCL_H_INIT_FRAC, mask_sh),\ TF_SF(DSCL0_SCL_HORZ_FILTER_INIT, SCL_H_INIT_INT, mask_sh),\ TF_SF(DSCL0_SCL_HORZ_FILTER_INIT_C, SCL_H_INIT_FRAC_C, mask_sh),\ TF_SF(DSCL0_SCL_HORZ_FILTER_INIT_C, SCL_H_INIT_INT_C, mask_sh),\ TF_SF(DSCL0_SCL_VERT_FILTER_INIT, SCL_V_INIT_FRAC, mask_sh),\ TF_SF(DSCL0_SCL_VERT_FILTER_INIT, SCL_V_INIT_INT, mask_sh),\ TF_SF(DSCL0_SCL_VERT_FILTER_INIT_BOT, SCL_V_INIT_FRAC_BOT, mask_sh),\ TF_SF(DSCL0_SCL_VERT_FILTER_INIT_BOT, SCL_V_INIT_INT_BOT, mask_sh),\ TF_SF(DSCL0_SCL_VERT_FILTER_INIT_C, SCL_V_INIT_FRAC_C, mask_sh),\ TF_SF(DSCL0_SCL_VERT_FILTER_INIT_C, SCL_V_INIT_INT_C, mask_sh),\ TF_SF(DSCL0_SCL_VERT_FILTER_INIT_BOT_C, SCL_V_INIT_FRAC_BOT_C, mask_sh),\ TF_SF(DSCL0_SCL_VERT_FILTER_INIT_BOT_C, SCL_V_INIT_INT_BOT_C, mask_sh),\ TF_SF(DSCL0_SCL_MODE, SCL_CHROMA_COEF_MODE, mask_sh),\ TF_SF(DSCL0_SCL_MODE, SCL_COEF_RAM_SELECT_CURRENT, mask_sh), \ TF_SF(DSCL0_DSCL_MEM_PWR_CTRL, LUT_MEM_PWR_FORCE, mask_sh), \ TF_SF(DSCL0_DSCL_MEM_PWR_STATUS, LUT_MEM_PWR_STATE, mask_sh), \ TF_SF(CM0_CM_ICSC_CONTROL, CM_ICSC_MODE, mask_sh), \ TF_SF(CM0_CM_ICSC_C11_C12, CM_ICSC_C11, mask_sh), \ TF_SF(CM0_CM_ICSC_C11_C12, CM_ICSC_C12, mask_sh), \ TF_SF(CM0_CM_ICSC_C33_C34, CM_ICSC_C33, mask_sh), \ TF_SF(CM0_CM_ICSC_C33_C34, CM_ICSC_C34, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_START_CNTL_B, CM_DGAM_RAMB_EXP_REGION_START_B, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_START_CNTL_B, CM_DGAM_RAMB_EXP_REGION_START_SEGMENT_B, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_START_CNTL_G, CM_DGAM_RAMB_EXP_REGION_START_G, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_START_CNTL_G, CM_DGAM_RAMB_EXP_REGION_START_SEGMENT_G, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_START_CNTL_R, CM_DGAM_RAMB_EXP_REGION_START_R, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_START_CNTL_R, CM_DGAM_RAMB_EXP_REGION_START_SEGMENT_R, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_SLOPE_CNTL_B, CM_DGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_SLOPE_CNTL_G, CM_DGAM_RAMB_EXP_REGION_LINEAR_SLOPE_G, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_SLOPE_CNTL_R, CM_DGAM_RAMB_EXP_REGION_LINEAR_SLOPE_R, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_END_CNTL1_B, CM_DGAM_RAMB_EXP_REGION_END_B, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_END_CNTL2_B, CM_DGAM_RAMB_EXP_REGION_END_SLOPE_B, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_END_CNTL2_B, CM_DGAM_RAMB_EXP_REGION_END_BASE_B, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_END_CNTL1_G, CM_DGAM_RAMB_EXP_REGION_END_G, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_END_CNTL2_G, CM_DGAM_RAMB_EXP_REGION_END_SLOPE_G, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_END_CNTL2_G, CM_DGAM_RAMB_EXP_REGION_END_BASE_G, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_END_CNTL1_R, CM_DGAM_RAMB_EXP_REGION_END_R, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_END_CNTL2_R, CM_DGAM_RAMB_EXP_REGION_END_SLOPE_R, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_END_CNTL2_R, CM_DGAM_RAMB_EXP_REGION_END_BASE_R, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_REGION_0_1, CM_DGAM_RAMB_EXP_REGION0_LUT_OFFSET, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_REGION_0_1, CM_DGAM_RAMB_EXP_REGION0_NUM_SEGMENTS, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_REGION_0_1, CM_DGAM_RAMB_EXP_REGION1_LUT_OFFSET, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_REGION_0_1, CM_DGAM_RAMB_EXP_REGION1_NUM_SEGMENTS, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_REGION_14_15, CM_DGAM_RAMB_EXP_REGION14_LUT_OFFSET, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_REGION_14_15, CM_DGAM_RAMB_EXP_REGION14_NUM_SEGMENTS, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_REGION_14_15, CM_DGAM_RAMB_EXP_REGION15_LUT_OFFSET, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMB_REGION_14_15, CM_DGAM_RAMB_EXP_REGION15_NUM_SEGMENTS, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_START_CNTL_B, CM_DGAM_RAMA_EXP_REGION_START_B, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_START_CNTL_B, CM_DGAM_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_START_CNTL_G, CM_DGAM_RAMA_EXP_REGION_START_G, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_START_CNTL_G, CM_DGAM_RAMA_EXP_REGION_START_SEGMENT_G, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_START_CNTL_R, CM_DGAM_RAMA_EXP_REGION_START_R, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_START_CNTL_R, CM_DGAM_RAMA_EXP_REGION_START_SEGMENT_R, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_SLOPE_CNTL_B, CM_DGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_SLOPE_CNTL_G, CM_DGAM_RAMA_EXP_REGION_LINEAR_SLOPE_G, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_SLOPE_CNTL_R, CM_DGAM_RAMA_EXP_REGION_LINEAR_SLOPE_R, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_END_CNTL1_B, CM_DGAM_RAMA_EXP_REGION_END_B, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_END_CNTL2_B, CM_DGAM_RAMA_EXP_REGION_END_SLOPE_B, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_END_CNTL2_B, CM_DGAM_RAMA_EXP_REGION_END_BASE_B, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_END_CNTL1_G, CM_DGAM_RAMA_EXP_REGION_END_G, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_END_CNTL2_G, CM_DGAM_RAMA_EXP_REGION_END_SLOPE_G, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_END_CNTL2_G, CM_DGAM_RAMA_EXP_REGION_END_BASE_G, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_END_CNTL1_R, CM_DGAM_RAMA_EXP_REGION_END_R, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_END_CNTL2_R, CM_DGAM_RAMA_EXP_REGION_END_SLOPE_R, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_END_CNTL2_R, CM_DGAM_RAMA_EXP_REGION_END_BASE_R, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_REGION_0_1, CM_DGAM_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_REGION_0_1, CM_DGAM_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_REGION_0_1, CM_DGAM_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_REGION_0_1, CM_DGAM_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_REGION_14_15, CM_DGAM_RAMA_EXP_REGION14_LUT_OFFSET, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_REGION_14_15, CM_DGAM_RAMA_EXP_REGION14_NUM_SEGMENTS, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_REGION_14_15, CM_DGAM_RAMA_EXP_REGION15_LUT_OFFSET, mask_sh), \ TF_SF(CM0_CM_DGAM_RAMA_REGION_14_15, CM_DGAM_RAMA_EXP_REGION15_NUM_SEGMENTS, mask_sh), \ TF_SF(CM0_CM_MEM_PWR_CTRL, SHARED_MEM_PWR_DIS, mask_sh), \ TF_SF(CM0_CM_DGAM_LUT_WRITE_EN_MASK, CM_DGAM_LUT_WRITE_EN_MASK, mask_sh), \ TF_SF(CM0_CM_DGAM_LUT_WRITE_EN_MASK, CM_DGAM_LUT_WRITE_SEL, mask_sh), \ TF_SF(CM0_CM_DGAM_LUT_INDEX, CM_DGAM_LUT_INDEX, mask_sh), \ TF_SF(CM0_CM_DGAM_LUT_DATA, CM_DGAM_LUT_DATA, mask_sh), \ TF_SF(CM0_CM_DGAM_CONTROL, CM_DGAM_LUT_MODE, mask_sh), \ TF_SF(CM0_CM_TEST_DEBUG_INDEX, CM_TEST_DEBUG_INDEX, mask_sh), \ TF_SF(CNVC_CFG0_FORMAT_CONTROL, CNVC_BYPASS, mask_sh), \ TF2_SF(CNVC_CFG0, FORMAT_CONTROL__ALPHA_EN, mask_sh), \ TF_SF(CNVC_CFG0_FORMAT_CONTROL, FORMAT_EXPANSION_MODE, mask_sh), \ TF_SF(CNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT, CNVC_SURFACE_PIXEL_FORMAT, mask_sh), \ TF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_MODE, mask_sh), \ TF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_EXPANSION_MODE, mask_sh), \ TF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_ENABLE, mask_sh), \ TF_SF(CNVC_CUR0_CURSOR0_COLOR0, CUR0_COLOR0, mask_sh), \ TF_SF(CNVC_CUR0_CURSOR0_COLOR1, CUR0_COLOR1, mask_sh), \ TF_SF(CNVC_CUR0_CURSOR0_FP_SCALE_BIAS, CUR0_FP_BIAS, mask_sh), \ TF_SF(CNVC_CUR0_CURSOR0_FP_SCALE_BIAS, CUR0_FP_SCALE, mask_sh), \ TF_SF(DPP_TOP0_DPP_CONTROL, DPP_CLOCK_ENABLE, mask_sh), \ TF_SF(CM0_CM_HDR_MULT_COEF, CM_HDR_MULT_COEF, mask_sh) #define TF_REG_LIST_SH_MASK_DCN10(mask_sh)\ TF_REG_LIST_SH_MASK_DCN(mask_sh),\ TF_SF(DSCL0_LB_DATA_FORMAT, PIXEL_DEPTH, mask_sh),\ TF_SF(DSCL0_LB_DATA_FORMAT, PIXEL_EXPAN_MODE, mask_sh),\ TF_SF(DSCL0_LB_DATA_FORMAT, PIXEL_REDUCE_MODE, mask_sh),\ TF_SF(DSCL0_LB_DATA_FORMAT, DYNAMIC_PIXEL_DEPTH, mask_sh),\ TF_SF(DSCL0_LB_DATA_FORMAT, DITHER_EN, mask_sh),\ TF_SF(CM0_CM_COMA_C11_C12, CM_COMA_C11, mask_sh),\ TF_SF(CM0_CM_COMA_C11_C12, CM_COMA_C12, mask_sh),\ TF_SF(CM0_CM_COMA_C33_C34, CM_COMA_C33, mask_sh),\ TF_SF(CM0_CM_COMA_C33_C34, CM_COMA_C34, mask_sh),\ TF_SF(CM0_CM_COMB_C11_C12, CM_COMB_C11, mask_sh),\ TF_SF(CM0_CM_COMB_C11_C12, CM_COMB_C12, mask_sh),\ TF_SF(CM0_CM_COMB_C33_C34, CM_COMB_C33, mask_sh),\ TF_SF(CM0_CM_COMB_C33_C34, CM_COMB_C34, mask_sh),\ TF_SF(CM0_CM_OCSC_CONTROL, CM_OCSC_MODE, mask_sh), \ TF_SF(CM0_CM_OCSC_C11_C12, CM_OCSC_C11, mask_sh), \ TF_SF(CM0_CM_OCSC_C11_C12, CM_OCSC_C12, mask_sh), \ TF_SF(CM0_CM_OCSC_C33_C34, CM_OCSC_C33, mask_sh), \ TF_SF(CM0_CM_OCSC_C33_C34, CM_OCSC_C34, mask_sh), \ TF_SF(CM0_CM_BNS_VALUES_R, CM_BNS_BIAS_R, mask_sh), \ TF_SF(CM0_CM_BNS_VALUES_G, CM_BNS_BIAS_G, mask_sh), \ TF_SF(CM0_CM_BNS_VALUES_B, CM_BNS_BIAS_B, mask_sh), \ TF_SF(CM0_CM_BNS_VALUES_R, CM_BNS_SCALE_R, mask_sh), \ TF_SF(CM0_CM_BNS_VALUES_G, CM_BNS_SCALE_G, mask_sh), \ TF_SF(CM0_CM_BNS_VALUES_B, CM_BNS_SCALE_B, mask_sh), \ TF_SF(CM0_CM_MEM_PWR_CTRL, RGAM_MEM_PWR_FORCE, mask_sh), \ TF_SF(CM0_CM_RGAM_LUT_DATA, CM_RGAM_LUT_DATA, mask_sh), \ TF_SF(CM0_CM_RGAM_LUT_WRITE_EN_MASK, CM_RGAM_LUT_WRITE_EN_MASK, mask_sh), \ TF_SF(CM0_CM_RGAM_LUT_WRITE_EN_MASK, CM_RGAM_LUT_WRITE_SEL, mask_sh), \ TF_SF(CM0_CM_RGAM_LUT_INDEX, CM_RGAM_LUT_INDEX, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_START_CNTL_B, CM_RGAM_RAMB_EXP_REGION_START_B, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_START_CNTL_B, CM_RGAM_RAMB_EXP_REGION_START_SEGMENT_B, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_START_CNTL_G, CM_RGAM_RAMB_EXP_REGION_START_G, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_START_CNTL_G, CM_RGAM_RAMB_EXP_REGION_START_SEGMENT_G, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_START_CNTL_R, CM_RGAM_RAMB_EXP_REGION_START_R, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_START_CNTL_R, CM_RGAM_RAMB_EXP_REGION_START_SEGMENT_R, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_SLOPE_CNTL_B, CM_RGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_SLOPE_CNTL_G, CM_RGAM_RAMB_EXP_REGION_LINEAR_SLOPE_G, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_SLOPE_CNTL_R, CM_RGAM_RAMB_EXP_REGION_LINEAR_SLOPE_R, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_END_CNTL1_B, CM_RGAM_RAMB_EXP_REGION_END_B, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_END_CNTL2_B, CM_RGAM_RAMB_EXP_REGION_END_SLOPE_B, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_END_CNTL2_B, CM_RGAM_RAMB_EXP_REGION_END_BASE_B, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_END_CNTL1_G, CM_RGAM_RAMB_EXP_REGION_END_G, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_END_CNTL2_G, CM_RGAM_RAMB_EXP_REGION_END_SLOPE_G, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_END_CNTL2_G, CM_RGAM_RAMB_EXP_REGION_END_BASE_G, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_END_CNTL1_R, CM_RGAM_RAMB_EXP_REGION_END_R, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_END_CNTL2_R, CM_RGAM_RAMB_EXP_REGION_END_SLOPE_R, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_END_CNTL2_R, CM_RGAM_RAMB_EXP_REGION_END_BASE_R, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_REGION_0_1, CM_RGAM_RAMB_EXP_REGION0_LUT_OFFSET, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_REGION_0_1, CM_RGAM_RAMB_EXP_REGION0_NUM_SEGMENTS, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_REGION_0_1, CM_RGAM_RAMB_EXP_REGION1_LUT_OFFSET, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_REGION_0_1, CM_RGAM_RAMB_EXP_REGION1_NUM_SEGMENTS, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_REGION_32_33, CM_RGAM_RAMB_EXP_REGION32_LUT_OFFSET, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_REGION_32_33, CM_RGAM_RAMB_EXP_REGION32_NUM_SEGMENTS, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_REGION_32_33, CM_RGAM_RAMB_EXP_REGION33_LUT_OFFSET, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMB_REGION_32_33, CM_RGAM_RAMB_EXP_REGION33_NUM_SEGMENTS, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_START_CNTL_B, CM_RGAM_RAMA_EXP_REGION_START_B, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_START_CNTL_B, CM_RGAM_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_START_CNTL_G, CM_RGAM_RAMA_EXP_REGION_START_G, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_START_CNTL_G, CM_RGAM_RAMA_EXP_REGION_START_SEGMENT_G, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_START_CNTL_R, CM_RGAM_RAMA_EXP_REGION_START_R, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_START_CNTL_R, CM_RGAM_RAMA_EXP_REGION_START_SEGMENT_R, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_SLOPE_CNTL_B, CM_RGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_SLOPE_CNTL_G, CM_RGAM_RAMA_EXP_REGION_LINEAR_SLOPE_G, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_SLOPE_CNTL_R, CM_RGAM_RAMA_EXP_REGION_LINEAR_SLOPE_R, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_END_CNTL1_B, CM_RGAM_RAMA_EXP_REGION_END_B, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_END_CNTL2_B, CM_RGAM_RAMA_EXP_REGION_END_SLOPE_B, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_END_CNTL2_B, CM_RGAM_RAMA_EXP_REGION_END_BASE_B, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_END_CNTL1_G, CM_RGAM_RAMA_EXP_REGION_END_G, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_END_CNTL2_G, CM_RGAM_RAMA_EXP_REGION_END_SLOPE_G, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_END_CNTL2_G, CM_RGAM_RAMA_EXP_REGION_END_BASE_G, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_END_CNTL1_R, CM_RGAM_RAMA_EXP_REGION_END_R, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_END_CNTL2_R, CM_RGAM_RAMA_EXP_REGION_END_SLOPE_R, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_END_CNTL2_R, CM_RGAM_RAMA_EXP_REGION_END_BASE_R, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_REGION_0_1, CM_RGAM_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_REGION_0_1, CM_RGAM_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_REGION_0_1, CM_RGAM_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_REGION_0_1, CM_RGAM_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_REGION_32_33, CM_RGAM_RAMA_EXP_REGION32_LUT_OFFSET, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_REGION_32_33, CM_RGAM_RAMA_EXP_REGION32_NUM_SEGMENTS, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_REGION_32_33, CM_RGAM_RAMA_EXP_REGION33_LUT_OFFSET, mask_sh), \ TF_SF(CM0_CM_RGAM_RAMA_REGION_32_33, CM_RGAM_RAMA_EXP_REGION33_NUM_SEGMENTS, mask_sh), \ TF_SF(CM0_CM_RGAM_CONTROL, CM_RGAM_LUT_MODE, mask_sh), \ TF_SF(CM0_CM_IGAM_CONTROL, CM_IGAM_LUT_MODE, mask_sh), \ TF_SF(CM0_CM_IGAM_CONTROL, CM_IGAM_LUT_FORMAT_R, mask_sh), \ TF_SF(CM0_CM_IGAM_CONTROL, CM_IGAM_LUT_FORMAT_G, mask_sh), \ TF_SF(CM0_CM_IGAM_CONTROL, CM_IGAM_LUT_FORMAT_B, mask_sh), \ TF_SF(CM0_CM_IGAM_CONTROL, CM_IGAM_INPUT_FORMAT, mask_sh), \ TF_SF(CM0_CM_IGAM_LUT_RW_CONTROL, CM_IGAM_DGAM_CONFIG_STATUS, mask_sh), \ TF_SF(CM0_CM_IGAM_LUT_RW_CONTROL, CM_IGAM_LUT_HOST_EN, mask_sh), \ TF_SF(CM0_CM_IGAM_LUT_RW_CONTROL, CM_IGAM_LUT_RW_MODE, mask_sh), \ TF_SF(CM0_CM_IGAM_LUT_RW_CONTROL, CM_IGAM_LUT_SEL, mask_sh), \ TF_SF(CM0_CM_IGAM_LUT_RW_CONTROL, CM_IGAM_LUT_WRITE_EN_MASK, mask_sh), \ TF_SF(CM0_CM_IGAM_LUT_RW_INDEX, CM_IGAM_LUT_RW_INDEX, mask_sh), \ TF_SF(CM0_CM_CONTROL, CM_BYPASS_EN, mask_sh), \ TF_SF(CM0_CM_IGAM_LUT_SEQ_COLOR, CM_IGAM_LUT_SEQ_COLOR, mask_sh), \ TF_SF(CNVC_CFG0_FORMAT_CONTROL, OUTPUT_FP, mask_sh), \ TF_SF(CM0_CM_CMOUT_CONTROL, CM_CMOUT_ROUND_TRUNC_MODE, mask_sh), \ TF_SF(CURSOR0_CURSOR_CONTROL, CURSOR_MODE, mask_sh), \ TF_SF(CURSOR0_CURSOR_CONTROL, CURSOR_PITCH, mask_sh), \ TF_SF(CURSOR0_CURSOR_CONTROL, CURSOR_LINES_PER_CHUNK, mask_sh), \ TF_SF(CURSOR0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \ TF_SF(DPP_TOP0_DPP_CONTROL, DPPCLK_RATE_CONTROL, mask_sh) /* * DCN1 CM debug status register definition register :ID9_CM_STATUS do implement_ref :cm map to: :cmdebugind, at: j width 32 disclosure NEVER field :ID9_VUPDATE_CFG, [0], R field :ID9_IGAM_LUT_MODE, [2..1], R field :ID9_BNS_BYPASS, [3], R field :ID9_ICSC_MODE, [5..4], R field :ID9_DGAM_LUT_MODE, [8..6], R field :ID9_HDR_BYPASS, [9], R field :ID9_GAMUT_REMAP_MODE, [11..10], R field :ID9_RGAM_LUT_MODE, [14..12], R #1 free bit field :ID9_OCSC_MODE, [18..16], R field :ID9_DENORM_MODE, [21..19], R field :ID9_ROUND_TRUNC_MODE, [25..22], R field :ID9_DITHER_EN, [26], R field :ID9_DITHER_MODE, [28..27], R end */ #define TF_DEBUG_REG_LIST_SH_DCN10 \ .CM_TEST_DEBUG_DATA_ID9_ICSC_MODE = 4, \ .CM_TEST_DEBUG_DATA_ID9_OCSC_MODE = 16 #define TF_DEBUG_REG_LIST_MASK_DCN10 \ .CM_TEST_DEBUG_DATA_ID9_ICSC_MODE = 0x30, \ .CM_TEST_DEBUG_DATA_ID9_OCSC_MODE = 0x70000 #define TF_REG_FIELD_LIST(type) \ type EXT_OVERSCAN_LEFT; \ type EXT_OVERSCAN_RIGHT; \ type EXT_OVERSCAN_BOTTOM; \ type EXT_OVERSCAN_TOP; \ type OTG_H_BLANK_START; \ type OTG_H_BLANK_END; \ type OTG_V_BLANK_START; \ type OTG_V_BLANK_END; \ type PIXEL_DEPTH; \ type PIXEL_EXPAN_MODE; \ type PIXEL_REDUCE_MODE; \ type DYNAMIC_PIXEL_DEPTH; \ type DITHER_EN; \ type INTERLEAVE_EN; \ type LB_DATA_FORMAT__ALPHA_EN; \ type MEMORY_CONFIG; \ type LB_MAX_PARTITIONS; \ type AUTOCAL_MODE; \ type AUTOCAL_NUM_PIPE; \ type AUTOCAL_PIPE_ID; \ type SCL_BOUNDARY_MODE; \ type SCL_BLACK_OFFSET_RGB_Y; \ type SCL_BLACK_OFFSET_CBCR; \ type SCL_V_NUM_TAPS; \ type SCL_H_NUM_TAPS; \ type SCL_V_NUM_TAPS_C; \ type SCL_H_NUM_TAPS_C; \ type SCL_COEF_RAM_TAP_PAIR_IDX; \ type SCL_COEF_RAM_PHASE; \ type SCL_COEF_RAM_FILTER_TYPE; \ type SCL_COEF_RAM_EVEN_TAP_COEF; \ type SCL_COEF_RAM_EVEN_TAP_COEF_EN; \ type SCL_COEF_RAM_ODD_TAP_COEF; \ type SCL_COEF_RAM_ODD_TAP_COEF_EN; \ type SCL_H_2TAP_HARDCODE_COEF_EN; \ type SCL_H_2TAP_SHARP_EN; \ type SCL_H_2TAP_SHARP_FACTOR; \ type SCL_V_2TAP_HARDCODE_COEF_EN; \ type SCL_V_2TAP_SHARP_EN; \ type SCL_V_2TAP_SHARP_FACTOR; \ type SCL_COEF_RAM_SELECT; \ type DSCL_MODE; \ type RECOUT_START_X; \ type RECOUT_START_Y; \ type RECOUT_WIDTH; \ type RECOUT_HEIGHT; \ type MPC_WIDTH; \ type MPC_HEIGHT; \ type SCL_H_SCALE_RATIO; \ type SCL_V_SCALE_RATIO; \ type SCL_H_SCALE_RATIO_C; \ type SCL_V_SCALE_RATIO_C; \ type SCL_H_INIT_FRAC; \ type SCL_H_INIT_INT; \ type SCL_H_INIT_FRAC_C; \ type SCL_H_INIT_INT_C; \ type SCL_V_INIT_FRAC; \ type SCL_V_INIT_INT; \ type SCL_V_INIT_FRAC_BOT; \ type SCL_V_INIT_INT_BOT; \ type SCL_V_INIT_FRAC_C; \ type SCL_V_INIT_INT_C; \ type SCL_V_INIT_FRAC_BOT_C; \ type SCL_V_INIT_INT_BOT_C; \ type SCL_CHROMA_COEF_MODE; \ type SCL_COEF_RAM_SELECT_CURRENT; \ type LUT_MEM_PWR_FORCE; \ type LUT_MEM_PWR_STATE; \ type CM_GAMUT_REMAP_MODE; \ type CM_GAMUT_REMAP_C11; \ type CM_GAMUT_REMAP_C12; \ type CM_GAMUT_REMAP_C13; \ type CM_GAMUT_REMAP_C14; \ type CM_GAMUT_REMAP_C21; \ type CM_GAMUT_REMAP_C22; \ type CM_GAMUT_REMAP_C23; \ type CM_GAMUT_REMAP_C24; \ type CM_GAMUT_REMAP_C31; \ type CM_GAMUT_REMAP_C32; \ type CM_GAMUT_REMAP_C33; \ type CM_GAMUT_REMAP_C34; \ type CM_COMA_C11; \ type CM_COMA_C12; \ type CM_COMA_C33; \ type CM_COMA_C34; \ type CM_COMB_C11; \ type CM_COMB_C12; \ type CM_COMB_C33; \ type CM_COMB_C34; \ type CM_OCSC_MODE; \ type CM_OCSC_C11; \ type CM_OCSC_C12; \ type CM_OCSC_C33; \ type CM_OCSC_C34; \ type RGAM_MEM_PWR_FORCE; \ type CM_RGAM_LUT_DATA; \ type CM_RGAM_LUT_WRITE_EN_MASK; \ type CM_RGAM_LUT_WRITE_SEL; \ type CM_RGAM_LUT_INDEX; \ type CM_RGAM_RAMB_EXP_REGION_START_B; \ type CM_RGAM_RAMB_EXP_REGION_START_SEGMENT_B; \ type CM_RGAM_RAMB_EXP_REGION_START_G; \ type CM_RGAM_RAMB_EXP_REGION_START_SEGMENT_G; \ type CM_RGAM_RAMB_EXP_REGION_START_R; \ type CM_RGAM_RAMB_EXP_REGION_START_SEGMENT_R; \ type CM_RGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B; \ type CM_RGAM_RAMB_EXP_REGION_LINEAR_SLOPE_G; \ type CM_RGAM_RAMB_EXP_REGION_LINEAR_SLOPE_R; \ type CM_RGAM_RAMB_EXP_REGION_END_B; \ type CM_RGAM_RAMB_EXP_REGION_END_SLOPE_B; \ type CM_RGAM_RAMB_EXP_REGION_END_BASE_B; \ type CM_RGAM_RAMB_EXP_REGION_END_G; \ type CM_RGAM_RAMB_EXP_REGION_END_SLOPE_G; \ type CM_RGAM_RAMB_EXP_REGION_END_BASE_G; \ type CM_RGAM_RAMB_EXP_REGION_END_R; \ type CM_RGAM_RAMB_EXP_REGION_END_SLOPE_R; \ type CM_RGAM_RAMB_EXP_REGION_END_BASE_R; \ type CM_RGAM_RAMB_EXP_REGION0_LUT_OFFSET; \ type CM_RGAM_RAMB_EXP_REGION0_NUM_SEGMENTS; \ type CM_RGAM_RAMB_EXP_REGION1_LUT_OFFSET; \ type CM_RGAM_RAMB_EXP_REGION1_NUM_SEGMENTS; \ type CM_RGAM_RAMB_EXP_REGION32_LUT_OFFSET; \ type CM_RGAM_RAMB_EXP_REGION32_NUM_SEGMENTS; \ type CM_RGAM_RAMB_EXP_REGION33_LUT_OFFSET; \ type CM_RGAM_RAMB_EXP_REGION33_NUM_SEGMENTS; \ type CM_RGAM_RAMA_EXP_REGION_START_B; \ type CM_RGAM_RAMA_EXP_REGION_START_SEGMENT_B; \ type CM_RGAM_RAMA_EXP_REGION_START_G; \ type CM_RGAM_RAMA_EXP_REGION_START_SEGMENT_G; \ type CM_RGAM_RAMA_EXP_REGION_START_R; \ type CM_RGAM_RAMA_EXP_REGION_START_SEGMENT_R; \ type CM_RGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B; \ type CM_RGAM_RAMA_EXP_REGION_LINEAR_SLOPE_G; \ type CM_RGAM_RAMA_EXP_REGION_LINEAR_SLOPE_R; \ type CM_RGAM_RAMA_EXP_REGION_END_B; \ type CM_RGAM_RAMA_EXP_REGION_END_SLOPE_B; \ type CM_RGAM_RAMA_EXP_REGION_END_BASE_B; \ type CM_RGAM_RAMA_EXP_REGION_END_G; \ type CM_RGAM_RAMA_EXP_REGION_END_SLOPE_G; \ type CM_RGAM_RAMA_EXP_REGION_END_BASE_G; \ type CM_RGAM_RAMA_EXP_REGION_END_R; \ type CM_RGAM_RAMA_EXP_REGION_END_SLOPE_R; \ type CM_RGAM_RAMA_EXP_REGION_END_BASE_R; \ type CM_RGAM_RAMA_EXP_REGION0_LUT_OFFSET; \ type CM_RGAM_RAMA_EXP_REGION0_NUM_SEGMENTS; \ type CM_RGAM_RAMA_EXP_REGION1_LUT_OFFSET; \ type CM_RGAM_RAMA_EXP_REGION1_NUM_SEGMENTS; \ type CM_RGAM_RAMA_EXP_REGION32_LUT_OFFSET; \ type CM_RGAM_RAMA_EXP_REGION32_NUM_SEGMENTS; \ type CM_RGAM_RAMA_EXP_REGION33_LUT_OFFSET; \ type CM_RGAM_RAMA_EXP_REGION33_NUM_SEGMENTS; \ type CM_RGAM_LUT_MODE; \ type CM_CMOUT_ROUND_TRUNC_MODE; \ type CM_BLNDGAM_LUT_MODE; \ type CM_BLNDGAM_RAMB_EXP_REGION_START_B; \ type CM_BLNDGAM_RAMB_EXP_REGION_START_SEGMENT_B; \ type CM_BLNDGAM_RAMB_EXP_REGION_START_G; \ type CM_BLNDGAM_RAMB_EXP_REGION_START_SEGMENT_G; \ type CM_BLNDGAM_RAMB_EXP_REGION_START_R; \ type CM_BLNDGAM_RAMB_EXP_REGION_START_SEGMENT_R; \ type CM_BLNDGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B; \ type CM_BLNDGAM_RAMB_EXP_REGION_LINEAR_SLOPE_G; \ type CM_BLNDGAM_RAMB_EXP_REGION_LINEAR_SLOPE_R; \ type CM_BLNDGAM_RAMB_EXP_REGION_END_B; \ type CM_BLNDGAM_RAMB_EXP_REGION_END_SLOPE_B; \ type CM_BLNDGAM_RAMB_EXP_REGION_END_BASE_B; \ type CM_BLNDGAM_RAMB_EXP_REGION_END_G; \ type CM_BLNDGAM_RAMB_EXP_REGION_END_SLOPE_G; \ type CM_BLNDGAM_RAMB_EXP_REGION_END_BASE_G; \ type CM_BLNDGAM_RAMB_EXP_REGION_END_R; \ type CM_BLNDGAM_RAMB_EXP_REGION_END_SLOPE_R; \ type CM_BLNDGAM_RAMB_EXP_REGION_END_BASE_R; \ type CM_BLNDGAM_RAMB_EXP_REGION0_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION0_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION1_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION1_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION2_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION2_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION3_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION3_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION4_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION4_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION5_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION5_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION6_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION6_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION7_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION7_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION8_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION8_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION9_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION9_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION10_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION10_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION11_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION11_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION12_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION12_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION13_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION13_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION14_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION14_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION15_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION15_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION16_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION16_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION17_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION17_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION18_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION18_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION19_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION19_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION20_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION20_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION21_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION21_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION22_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION22_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION23_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION23_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION24_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION24_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION25_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION25_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION26_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION26_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION27_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION27_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION28_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION28_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION29_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION29_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION30_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION30_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION31_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION31_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION32_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION32_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMB_EXP_REGION33_LUT_OFFSET; \ type CM_BLNDGAM_RAMB_EXP_REGION33_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION_START_B; \ type CM_BLNDGAM_RAMA_EXP_REGION_START_SEGMENT_B; \ type CM_BLNDGAM_RAMA_EXP_REGION_START_G; \ type CM_BLNDGAM_RAMA_EXP_REGION_START_SEGMENT_G; \ type CM_BLNDGAM_RAMA_EXP_REGION_START_R; \ type CM_BLNDGAM_RAMA_EXP_REGION_START_SEGMENT_R; \ type CM_BLNDGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B; \ type CM_BLNDGAM_RAMA_EXP_REGION_LINEAR_SLOPE_G; \ type CM_BLNDGAM_RAMA_EXP_REGION_LINEAR_SLOPE_R; \ type CM_BLNDGAM_RAMA_EXP_REGION_END_B; \ type CM_BLNDGAM_RAMA_EXP_REGION_END_SLOPE_B; \ type CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_B; \ type CM_BLNDGAM_RAMA_EXP_REGION_END_G; \ type CM_BLNDGAM_RAMA_EXP_REGION_END_SLOPE_G; \ type CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_G; \ type CM_BLNDGAM_RAMA_EXP_REGION_END_R; \ type CM_BLNDGAM_RAMA_EXP_REGION_END_SLOPE_R; \ type CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_R; \ type CM_BLNDGAM_RAMA_EXP_REGION0_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION0_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION1_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION1_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION2_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION2_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION3_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION3_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION4_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION4_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION5_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION5_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION6_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION6_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION7_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION7_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION8_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION8_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION9_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION9_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION10_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION10_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION11_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION11_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION12_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION12_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION13_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION13_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION14_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION14_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION15_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION15_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION16_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION16_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION17_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION17_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION18_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION18_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION19_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION19_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION20_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION20_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION21_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION21_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION22_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION22_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION23_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION23_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION24_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION24_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION25_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION25_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION26_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION26_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION27_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION27_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION28_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION28_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION29_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION29_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION30_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION30_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION31_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION31_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION32_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION32_NUM_SEGMENTS; \ type CM_BLNDGAM_RAMA_EXP_REGION33_LUT_OFFSET; \ type CM_BLNDGAM_RAMA_EXP_REGION33_NUM_SEGMENTS; \ type CM_BLNDGAM_LUT_WRITE_EN_MASK; \ type CM_BLNDGAM_LUT_WRITE_SEL; \ type CM_BLNDGAM_CONFIG_STATUS; \ type CM_BLNDGAM_LUT_INDEX; \ type BLNDGAM_MEM_PWR_FORCE; \ type CM_3DLUT_MODE; \ type CM_3DLUT_SIZE; \ type CM_3DLUT_INDEX; \ type CM_3DLUT_DATA0; \ type CM_3DLUT_DATA1; \ type CM_3DLUT_DATA_30BIT; \ type CM_3DLUT_WRITE_EN_MASK; \ type CM_3DLUT_RAM_SEL; \ type CM_3DLUT_30BIT_EN; \ type CM_3DLUT_CONFIG_STATUS; \ type CM_3DLUT_READ_SEL; \ type CM_SHAPER_LUT_MODE; \ type CM_SHAPER_RAMB_EXP_REGION_START_B; \ type CM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_B; \ type CM_SHAPER_RAMB_EXP_REGION_START_G; \ type CM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_G; \ type CM_SHAPER_RAMB_EXP_REGION_START_R; \ type CM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_R; \ type CM_SHAPER_RAMB_EXP_REGION_END_B; \ type CM_SHAPER_RAMB_EXP_REGION_END_BASE_B; \ type CM_SHAPER_RAMB_EXP_REGION_END_G; \ type CM_SHAPER_RAMB_EXP_REGION_END_BASE_G; \ type CM_SHAPER_RAMB_EXP_REGION_END_R; \ type CM_SHAPER_RAMB_EXP_REGION_END_BASE_R; \ type CM_SHAPER_RAMB_EXP_REGION0_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION0_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION1_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION1_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION2_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION2_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION3_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION3_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION4_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION4_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION5_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION5_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION6_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION6_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION7_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION7_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION8_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION8_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION9_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION9_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION10_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION10_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION11_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION11_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION12_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION12_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION13_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION13_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION14_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION14_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION15_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION15_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION16_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION16_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION17_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION17_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION18_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION18_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION19_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION19_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION20_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION20_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION21_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION21_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION22_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION22_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION23_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION23_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION24_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION24_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION25_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION25_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION26_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION26_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION27_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION27_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION28_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION28_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION29_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION29_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION30_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION30_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION31_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION31_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION32_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION32_NUM_SEGMENTS; \ type CM_SHAPER_RAMB_EXP_REGION33_LUT_OFFSET; \ type CM_SHAPER_RAMB_EXP_REGION33_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION_START_B; \ type CM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B; \ type CM_SHAPER_RAMA_EXP_REGION_START_G; \ type CM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_G; \ type CM_SHAPER_RAMA_EXP_REGION_START_R; \ type CM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_R; \ type CM_SHAPER_RAMA_EXP_REGION_END_B; \ type CM_SHAPER_RAMA_EXP_REGION_END_BASE_B; \ type CM_SHAPER_RAMA_EXP_REGION_END_G; \ type CM_SHAPER_RAMA_EXP_REGION_END_BASE_G; \ type CM_SHAPER_RAMA_EXP_REGION_END_R; \ type CM_SHAPER_RAMA_EXP_REGION_END_BASE_R; \ type CM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION2_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION2_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION3_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION3_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION4_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION4_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION5_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION5_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION6_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION6_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION7_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION7_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION8_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION8_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION9_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION9_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION10_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION10_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION11_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION11_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION12_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION12_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION13_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION13_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION14_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION14_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION15_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION15_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION16_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION16_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION17_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION17_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION18_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION18_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION19_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION19_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION20_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION20_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION21_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION21_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION22_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION22_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION23_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION23_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION24_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION24_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION25_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION25_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION26_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION26_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION27_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION27_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION28_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION28_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION29_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION29_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION30_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION30_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION31_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION31_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION32_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION32_NUM_SEGMENTS; \ type CM_SHAPER_RAMA_EXP_REGION33_LUT_OFFSET; \ type CM_SHAPER_RAMA_EXP_REGION33_NUM_SEGMENTS; \ type CM_SHAPER_LUT_WRITE_EN_MASK; \ type CM_SHAPER_CONFIG_STATUS; \ type CM_SHAPER_LUT_WRITE_SEL; \ type CM_SHAPER_LUT_INDEX; \ type CM_SHAPER_LUT_DATA; \ type CM_DGAM_CONFIG_STATUS; \ type CM_ICSC_MODE; \ type CM_ICSC_C11; \ type CM_ICSC_C12; \ type CM_ICSC_C33; \ type CM_ICSC_C34; \ type CM_BNS_BIAS_R; \ type CM_BNS_BIAS_G; \ type CM_BNS_BIAS_B; \ type CM_BNS_SCALE_R; \ type CM_BNS_SCALE_G; \ type CM_BNS_SCALE_B; \ type CM_DGAM_RAMB_EXP_REGION_START_B; \ type CM_DGAM_RAMB_EXP_REGION_START_SEGMENT_B; \ type CM_DGAM_RAMB_EXP_REGION_START_G; \ type CM_DGAM_RAMB_EXP_REGION_START_SEGMENT_G; \ type CM_DGAM_RAMB_EXP_REGION_START_R; \ type CM_DGAM_RAMB_EXP_REGION_START_SEGMENT_R; \ type CM_DGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B; \ type CM_DGAM_RAMB_EXP_REGION_LINEAR_SLOPE_G; \ type CM_DGAM_RAMB_EXP_REGION_LINEAR_SLOPE_R; \ type CM_DGAM_RAMB_EXP_REGION_END_B; \ type CM_DGAM_RAMB_EXP_REGION_END_SLOPE_B; \ type CM_DGAM_RAMB_EXP_REGION_END_BASE_B; \ type CM_DGAM_RAMB_EXP_REGION_END_G; \ type CM_DGAM_RAMB_EXP_REGION_END_SLOPE_G; \ type CM_DGAM_RAMB_EXP_REGION_END_BASE_G; \ type CM_DGAM_RAMB_EXP_REGION_END_R; \ type CM_DGAM_RAMB_EXP_REGION_END_SLOPE_R; \ type CM_DGAM_RAMB_EXP_REGION_END_BASE_R; \ type CM_DGAM_RAMB_EXP_REGION0_LUT_OFFSET; \ type CM_DGAM_RAMB_EXP_REGION0_NUM_SEGMENTS; \ type CM_DGAM_RAMB_EXP_REGION1_LUT_OFFSET; \ type CM_DGAM_RAMB_EXP_REGION1_NUM_SEGMENTS; \ type CM_DGAM_RAMB_EXP_REGION14_LUT_OFFSET; \ type CM_DGAM_RAMB_EXP_REGION14_NUM_SEGMENTS; \ type CM_DGAM_RAMB_EXP_REGION15_LUT_OFFSET; \ type CM_DGAM_RAMB_EXP_REGION15_NUM_SEGMENTS; \ type CM_DGAM_RAMA_EXP_REGION_START_B; \ type CM_DGAM_RAMA_EXP_REGION_START_SEGMENT_B; \ type CM_DGAM_RAMA_EXP_REGION_START_G; \ type CM_DGAM_RAMA_EXP_REGION_START_SEGMENT_G; \ type CM_DGAM_RAMA_EXP_REGION_START_R; \ type CM_DGAM_RAMA_EXP_REGION_START_SEGMENT_R; \ type CM_DGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B; \ type CM_DGAM_RAMA_EXP_REGION_LINEAR_SLOPE_G; \ type CM_DGAM_RAMA_EXP_REGION_LINEAR_SLOPE_R; \ type CM_DGAM_RAMA_EXP_REGION_END_B; \ type CM_DGAM_RAMA_EXP_REGION_END_SLOPE_B; \ type CM_DGAM_RAMA_EXP_REGION_END_BASE_B; \ type CM_DGAM_RAMA_EXP_REGION_END_G; \ type CM_DGAM_RAMA_EXP_REGION_END_SLOPE_G; \ type CM_DGAM_RAMA_EXP_REGION_END_BASE_G; \ type CM_DGAM_RAMA_EXP_REGION_END_R; \ type CM_DGAM_RAMA_EXP_REGION_END_SLOPE_R; \ type CM_DGAM_RAMA_EXP_REGION_END_BASE_R; \ type CM_DGAM_RAMA_EXP_REGION0_LUT_OFFSET; \ type CM_DGAM_RAMA_EXP_REGION0_NUM_SEGMENTS; \ type CM_DGAM_RAMA_EXP_REGION1_LUT_OFFSET; \ type CM_DGAM_RAMA_EXP_REGION1_NUM_SEGMENTS; \ type CM_DGAM_RAMA_EXP_REGION14_LUT_OFFSET; \ type CM_DGAM_RAMA_EXP_REGION14_NUM_SEGMENTS; \ type CM_DGAM_RAMA_EXP_REGION15_LUT_OFFSET; \ type CM_DGAM_RAMA_EXP_REGION15_NUM_SEGMENTS; \ type SHARED_MEM_PWR_DIS; \ type CM_IGAM_LUT_FORMAT_R; \ type CM_IGAM_LUT_FORMAT_G; \ type CM_IGAM_LUT_FORMAT_B; \ type CM_IGAM_LUT_HOST_EN; \ type CM_IGAM_LUT_RW_MODE; \ type CM_IGAM_LUT_WRITE_EN_MASK; \ type CM_IGAM_LUT_SEL; \ type CM_IGAM_LUT_SEQ_COLOR; \ type CM_IGAM_DGAM_CONFIG_STATUS; \ type CM_DGAM_LUT_WRITE_EN_MASK; \ type CM_DGAM_LUT_WRITE_SEL; \ type CM_DGAM_LUT_INDEX; \ type CM_DGAM_LUT_DATA; \ type CM_DGAM_LUT_MODE; \ type CM_IGAM_LUT_MODE; \ type CM_IGAM_INPUT_FORMAT; \ type CM_IGAM_LUT_RW_INDEX; \ type CM_BYPASS_EN; \ type FORMAT_EXPANSION_MODE; \ type CNVC_BYPASS; \ type OUTPUT_FP; \ type CNVC_SURFACE_PIXEL_FORMAT; \ type CURSOR_MODE; \ type CURSOR_PITCH; \ type CURSOR_LINES_PER_CHUNK; \ type CURSOR_ENABLE; \ type CUR0_MODE; \ type CUR0_EXPANSION_MODE; \ type CUR0_ENABLE; \ type CM_BYPASS; \ type CM_TEST_DEBUG_INDEX; \ type CM_TEST_DEBUG_DATA_ID9_ICSC_MODE; \ type CM_TEST_DEBUG_DATA_ID9_OCSC_MODE;\ type FORMAT_CONTROL__ALPHA_EN; \ type CUR0_COLOR0; \ type CUR0_COLOR1; \ type DPPCLK_RATE_CONTROL; \ type DPP_CLOCK_ENABLE; \ type CM_HDR_MULT_COEF; \ type CUR0_FP_BIAS; \ type CUR0_FP_SCALE; struct dcn_dpp_shift { TF_REG_FIELD_LIST(uint8_t) }; struct dcn_dpp_mask { TF_REG_FIELD_LIST(uint32_t) }; #define DPP_COMMON_REG_VARIABLE_LIST \ uint32_t DSCL_EXT_OVERSCAN_LEFT_RIGHT; \ uint32_t DSCL_EXT_OVERSCAN_TOP_BOTTOM; \ uint32_t OTG_H_BLANK; \ uint32_t OTG_V_BLANK; \ uint32_t DSCL_MEM_PWR_CTRL; \ uint32_t DSCL_MEM_PWR_STATUS; \ uint32_t SCL_MODE; \ uint32_t LB_DATA_FORMAT; \ uint32_t LB_MEMORY_CTRL; \ uint32_t DSCL_AUTOCAL; \ uint32_t DSCL_CONTROL; \ uint32_t SCL_BLACK_OFFSET; \ uint32_t SCL_TAP_CONTROL; \ uint32_t SCL_COEF_RAM_TAP_SELECT; \ uint32_t SCL_COEF_RAM_TAP_DATA; \ uint32_t DSCL_2TAP_CONTROL; \ uint32_t MPC_SIZE; \ uint32_t SCL_HORZ_FILTER_SCALE_RATIO; \ uint32_t SCL_VERT_FILTER_SCALE_RATIO; \ uint32_t SCL_HORZ_FILTER_SCALE_RATIO_C; \ uint32_t SCL_VERT_FILTER_SCALE_RATIO_C; \ uint32_t SCL_HORZ_FILTER_INIT; \ uint32_t SCL_HORZ_FILTER_INIT_C; \ uint32_t SCL_VERT_FILTER_INIT; \ uint32_t SCL_VERT_FILTER_INIT_BOT; \ uint32_t SCL_VERT_FILTER_INIT_C; \ uint32_t SCL_VERT_FILTER_INIT_BOT_C; \ uint32_t RECOUT_START; \ uint32_t RECOUT_SIZE; \ uint32_t CM_GAMUT_REMAP_CONTROL; \ uint32_t CM_GAMUT_REMAP_C11_C12; \ uint32_t CM_GAMUT_REMAP_C13_C14; \ uint32_t CM_GAMUT_REMAP_C21_C22; \ uint32_t CM_GAMUT_REMAP_C23_C24; \ uint32_t CM_GAMUT_REMAP_C31_C32; \ uint32_t CM_GAMUT_REMAP_C33_C34; \ uint32_t CM_COMA_C11_C12; \ uint32_t CM_COMA_C33_C34; \ uint32_t CM_COMB_C11_C12; \ uint32_t CM_COMB_C33_C34; \ uint32_t CM_OCSC_CONTROL; \ uint32_t CM_OCSC_C11_C12; \ uint32_t CM_OCSC_C33_C34; \ uint32_t CM_MEM_PWR_CTRL; \ uint32_t CM_RGAM_LUT_DATA; \ uint32_t CM_RGAM_LUT_WRITE_EN_MASK; \ uint32_t CM_RGAM_LUT_INDEX; \ uint32_t CM_RGAM_RAMB_START_CNTL_B; \ uint32_t CM_RGAM_RAMB_START_CNTL_G; \ uint32_t CM_RGAM_RAMB_START_CNTL_R; \ uint32_t CM_RGAM_RAMB_SLOPE_CNTL_B; \ uint32_t CM_RGAM_RAMB_SLOPE_CNTL_G; \ uint32_t CM_RGAM_RAMB_SLOPE_CNTL_R; \ uint32_t CM_RGAM_RAMB_END_CNTL1_B; \ uint32_t CM_RGAM_RAMB_END_CNTL2_B; \ uint32_t CM_RGAM_RAMB_END_CNTL1_G; \ uint32_t CM_RGAM_RAMB_END_CNTL2_G; \ uint32_t CM_RGAM_RAMB_END_CNTL1_R; \ uint32_t CM_RGAM_RAMB_END_CNTL2_R; \ uint32_t CM_RGAM_RAMB_REGION_0_1; \ uint32_t CM_RGAM_RAMB_REGION_32_33; \ uint32_t CM_RGAM_RAMA_START_CNTL_B; \ uint32_t CM_RGAM_RAMA_START_CNTL_G; \ uint32_t CM_RGAM_RAMA_START_CNTL_R; \ uint32_t CM_RGAM_RAMA_SLOPE_CNTL_B; \ uint32_t CM_RGAM_RAMA_SLOPE_CNTL_G; \ uint32_t CM_RGAM_RAMA_SLOPE_CNTL_R; \ uint32_t CM_RGAM_RAMA_END_CNTL1_B; \ uint32_t CM_RGAM_RAMA_END_CNTL2_B; \ uint32_t CM_RGAM_RAMA_END_CNTL1_G; \ uint32_t CM_RGAM_RAMA_END_CNTL2_G; \ uint32_t CM_RGAM_RAMA_END_CNTL1_R; \ uint32_t CM_RGAM_RAMA_END_CNTL2_R; \ uint32_t CM_RGAM_RAMA_REGION_0_1; \ uint32_t CM_RGAM_RAMA_REGION_32_33; \ uint32_t CM_RGAM_CONTROL; \ uint32_t CM_CMOUT_CONTROL; \ uint32_t CM_BLNDGAM_LUT_WRITE_EN_MASK; \ uint32_t CM_BLNDGAM_CONTROL; \ uint32_t CM_BLNDGAM_RAMB_START_CNTL_B; \ uint32_t CM_BLNDGAM_RAMB_START_CNTL_G; \ uint32_t CM_BLNDGAM_RAMB_START_CNTL_R; \ uint32_t CM_BLNDGAM_RAMB_SLOPE_CNTL_B; \ uint32_t CM_BLNDGAM_RAMB_SLOPE_CNTL_G; \ uint32_t CM_BLNDGAM_RAMB_SLOPE_CNTL_R; \ uint32_t CM_BLNDGAM_RAMB_END_CNTL1_B; \ uint32_t CM_BLNDGAM_RAMB_END_CNTL2_B; \ uint32_t CM_BLNDGAM_RAMB_END_CNTL1_G; \ uint32_t CM_BLNDGAM_RAMB_END_CNTL2_G; \ uint32_t CM_BLNDGAM_RAMB_END_CNTL1_R; \ uint32_t CM_BLNDGAM_RAMB_END_CNTL2_R; \ uint32_t CM_BLNDGAM_RAMB_REGION_0_1; \ uint32_t CM_BLNDGAM_RAMB_REGION_2_3; \ uint32_t CM_BLNDGAM_RAMB_REGION_4_5; \ uint32_t CM_BLNDGAM_RAMB_REGION_6_7; \ uint32_t CM_BLNDGAM_RAMB_REGION_8_9; \ uint32_t CM_BLNDGAM_RAMB_REGION_10_11; \ uint32_t CM_BLNDGAM_RAMB_REGION_12_13; \ uint32_t CM_BLNDGAM_RAMB_REGION_14_15; \ uint32_t CM_BLNDGAM_RAMB_REGION_16_17; \ uint32_t CM_BLNDGAM_RAMB_REGION_18_19; \ uint32_t CM_BLNDGAM_RAMB_REGION_20_21; \ uint32_t CM_BLNDGAM_RAMB_REGION_22_23; \ uint32_t CM_BLNDGAM_RAMB_REGION_24_25; \ uint32_t CM_BLNDGAM_RAMB_REGION_26_27; \ uint32_t CM_BLNDGAM_RAMB_REGION_28_29; \ uint32_t CM_BLNDGAM_RAMB_REGION_30_31; \ uint32_t CM_BLNDGAM_RAMB_REGION_32_33; \ uint32_t CM_BLNDGAM_RAMA_START_CNTL_B; \ uint32_t CM_BLNDGAM_RAMA_START_CNTL_G; \ uint32_t CM_BLNDGAM_RAMA_START_CNTL_R; \ uint32_t CM_BLNDGAM_RAMA_SLOPE_CNTL_B; \ uint32_t CM_BLNDGAM_RAMA_SLOPE_CNTL_G; \ uint32_t CM_BLNDGAM_RAMA_SLOPE_CNTL_R; \ uint32_t CM_BLNDGAM_RAMA_END_CNTL1_B; \ uint32_t CM_BLNDGAM_RAMA_END_CNTL2_B; \ uint32_t CM_BLNDGAM_RAMA_END_CNTL1_G; \ uint32_t CM_BLNDGAM_RAMA_END_CNTL2_G; \ uint32_t CM_BLNDGAM_RAMA_END_CNTL1_R; \ uint32_t CM_BLNDGAM_RAMA_END_CNTL2_R; \ uint32_t CM_BLNDGAM_RAMA_REGION_0_1; \ uint32_t CM_BLNDGAM_RAMA_REGION_2_3; \ uint32_t CM_BLNDGAM_RAMA_REGION_4_5; \ uint32_t CM_BLNDGAM_RAMA_REGION_6_7; \ uint32_t CM_BLNDGAM_RAMA_REGION_8_9; \ uint32_t CM_BLNDGAM_RAMA_REGION_10_11; \ uint32_t CM_BLNDGAM_RAMA_REGION_12_13; \ uint32_t CM_BLNDGAM_RAMA_REGION_14_15; \ uint32_t CM_BLNDGAM_RAMA_REGION_16_17; \ uint32_t CM_BLNDGAM_RAMA_REGION_18_19; \ uint32_t CM_BLNDGAM_RAMA_REGION_20_21; \ uint32_t CM_BLNDGAM_RAMA_REGION_22_23; \ uint32_t CM_BLNDGAM_RAMA_REGION_24_25; \ uint32_t CM_BLNDGAM_RAMA_REGION_26_27; \ uint32_t CM_BLNDGAM_RAMA_REGION_28_29; \ uint32_t CM_BLNDGAM_RAMA_REGION_30_31; \ uint32_t CM_BLNDGAM_RAMA_REGION_32_33; \ uint32_t CM_BLNDGAM_LUT_INDEX; \ uint32_t CM_3DLUT_MODE; \ uint32_t CM_3DLUT_INDEX; \ uint32_t CM_3DLUT_DATA; \ uint32_t CM_3DLUT_DATA_30BIT; \ uint32_t CM_3DLUT_READ_WRITE_CONTROL; \ uint32_t CM_SHAPER_LUT_WRITE_EN_MASK; \ uint32_t CM_SHAPER_CONTROL; \ uint32_t CM_SHAPER_RAMB_START_CNTL_B; \ uint32_t CM_SHAPER_RAMB_START_CNTL_G; \ uint32_t CM_SHAPER_RAMB_START_CNTL_R; \ uint32_t CM_SHAPER_RAMB_END_CNTL_B; \ uint32_t CM_SHAPER_RAMB_END_CNTL_G; \ uint32_t CM_SHAPER_RAMB_END_CNTL_R; \ uint32_t CM_SHAPER_RAMB_REGION_0_1; \ uint32_t CM_SHAPER_RAMB_REGION_2_3; \ uint32_t CM_SHAPER_RAMB_REGION_4_5; \ uint32_t CM_SHAPER_RAMB_REGION_6_7; \ uint32_t CM_SHAPER_RAMB_REGION_8_9; \ uint32_t CM_SHAPER_RAMB_REGION_10_11; \ uint32_t CM_SHAPER_RAMB_REGION_12_13; \ uint32_t CM_SHAPER_RAMB_REGION_14_15; \ uint32_t CM_SHAPER_RAMB_REGION_16_17; \ uint32_t CM_SHAPER_RAMB_REGION_18_19; \ uint32_t CM_SHAPER_RAMB_REGION_20_21; \ uint32_t CM_SHAPER_RAMB_REGION_22_23; \ uint32_t CM_SHAPER_RAMB_REGION_24_25; \ uint32_t CM_SHAPER_RAMB_REGION_26_27; \ uint32_t CM_SHAPER_RAMB_REGION_28_29; \ uint32_t CM_SHAPER_RAMB_REGION_30_31; \ uint32_t CM_SHAPER_RAMB_REGION_32_33; \ uint32_t CM_SHAPER_RAMA_START_CNTL_B; \ uint32_t CM_SHAPER_RAMA_START_CNTL_G; \ uint32_t CM_SHAPER_RAMA_START_CNTL_R; \ uint32_t CM_SHAPER_RAMA_END_CNTL_B; \ uint32_t CM_SHAPER_RAMA_END_CNTL_G; \ uint32_t CM_SHAPER_RAMA_END_CNTL_R; \ uint32_t CM_SHAPER_RAMA_REGION_0_1; \ uint32_t CM_SHAPER_RAMA_REGION_2_3; \ uint32_t CM_SHAPER_RAMA_REGION_4_5; \ uint32_t CM_SHAPER_RAMA_REGION_6_7; \ uint32_t CM_SHAPER_RAMA_REGION_8_9; \ uint32_t CM_SHAPER_RAMA_REGION_10_11; \ uint32_t CM_SHAPER_RAMA_REGION_12_13; \ uint32_t CM_SHAPER_RAMA_REGION_14_15; \ uint32_t CM_SHAPER_RAMA_REGION_16_17; \ uint32_t CM_SHAPER_RAMA_REGION_18_19; \ uint32_t CM_SHAPER_RAMA_REGION_20_21; \ uint32_t CM_SHAPER_RAMA_REGION_22_23; \ uint32_t CM_SHAPER_RAMA_REGION_24_25; \ uint32_t CM_SHAPER_RAMA_REGION_26_27; \ uint32_t CM_SHAPER_RAMA_REGION_28_29; \ uint32_t CM_SHAPER_RAMA_REGION_30_31; \ uint32_t CM_SHAPER_RAMA_REGION_32_33; \ uint32_t CM_SHAPER_LUT_INDEX; \ uint32_t CM_SHAPER_LUT_DATA; \ uint32_t CM_ICSC_CONTROL; \ uint32_t CM_ICSC_C11_C12; \ uint32_t CM_ICSC_C33_C34; \ uint32_t CM_BNS_VALUES_R; \ uint32_t CM_BNS_VALUES_G; \ uint32_t CM_BNS_VALUES_B; \ uint32_t CM_DGAM_RAMB_START_CNTL_B; \ uint32_t CM_DGAM_RAMB_START_CNTL_G; \ uint32_t CM_DGAM_RAMB_START_CNTL_R; \ uint32_t CM_DGAM_RAMB_SLOPE_CNTL_B; \ uint32_t CM_DGAM_RAMB_SLOPE_CNTL_G; \ uint32_t CM_DGAM_RAMB_SLOPE_CNTL_R; \ uint32_t CM_DGAM_RAMB_END_CNTL1_B; \ uint32_t CM_DGAM_RAMB_END_CNTL2_B; \ uint32_t CM_DGAM_RAMB_END_CNTL1_G; \ uint32_t CM_DGAM_RAMB_END_CNTL2_G; \ uint32_t CM_DGAM_RAMB_END_CNTL1_R; \ uint32_t CM_DGAM_RAMB_END_CNTL2_R; \ uint32_t CM_DGAM_RAMB_REGION_0_1; \ uint32_t CM_DGAM_RAMB_REGION_14_15; \ uint32_t CM_DGAM_RAMA_START_CNTL_B; \ uint32_t CM_DGAM_RAMA_START_CNTL_G; \ uint32_t CM_DGAM_RAMA_START_CNTL_R; \ uint32_t CM_DGAM_RAMA_SLOPE_CNTL_B; \ uint32_t CM_DGAM_RAMA_SLOPE_CNTL_G; \ uint32_t CM_DGAM_RAMA_SLOPE_CNTL_R; \ uint32_t CM_DGAM_RAMA_END_CNTL1_B; \ uint32_t CM_DGAM_RAMA_END_CNTL2_B; \ uint32_t CM_DGAM_RAMA_END_CNTL1_G; \ uint32_t CM_DGAM_RAMA_END_CNTL2_G; \ uint32_t CM_DGAM_RAMA_END_CNTL1_R; \ uint32_t CM_DGAM_RAMA_END_CNTL2_R; \ uint32_t CM_DGAM_RAMA_REGION_0_1; \ uint32_t CM_DGAM_RAMA_REGION_14_15; \ uint32_t CM_DGAM_LUT_WRITE_EN_MASK; \ uint32_t CM_DGAM_LUT_INDEX; \ uint32_t CM_DGAM_LUT_DATA; \ uint32_t CM_CONTROL; \ uint32_t CM_DGAM_CONTROL; \ uint32_t CM_IGAM_CONTROL; \ uint32_t CM_IGAM_LUT_RW_CONTROL; \ uint32_t CM_IGAM_LUT_RW_INDEX; \ uint32_t CM_IGAM_LUT_SEQ_COLOR; \ uint32_t CM_TEST_DEBUG_INDEX; \ uint32_t CM_TEST_DEBUG_DATA; \ uint32_t FORMAT_CONTROL; \ uint32_t CNVC_SURFACE_PIXEL_FORMAT; \ uint32_t CURSOR_CONTROL; \ uint32_t CURSOR0_CONTROL; \ uint32_t CURSOR0_COLOR0; \ uint32_t CURSOR0_COLOR1; \ uint32_t DPP_CONTROL; \ uint32_t CM_HDR_MULT_COEF; \ uint32_t CURSOR0_FP_SCALE_BIAS; struct dcn_dpp_registers { DPP_COMMON_REG_VARIABLE_LIST }; struct dcn10_dpp { struct dpp base; const struct dcn_dpp_registers *tf_regs; const struct dcn_dpp_shift *tf_shift; const struct dcn_dpp_mask *tf_mask; const uint16_t *filter_v; const uint16_t *filter_h; const uint16_t *filter_v_c; const uint16_t *filter_h_c; int lb_pixel_depth_supported; int lb_memory_size; int lb_bits_per_entry; bool is_write_to_ram_a_safe; struct scaler_data scl_data; struct pwl_params pwl_data; }; enum dcn10_input_csc_select { INPUT_CSC_SELECT_BYPASS = 0, INPUT_CSC_SELECT_ICSC = 1, INPUT_CSC_SELECT_COMA = 2 }; void dpp1_set_cursor_attributes( struct dpp *dpp_base, struct dc_cursor_attributes *cursor_attributes); void dpp1_set_cursor_position( struct dpp *dpp_base, const struct dc_cursor_position *pos, const struct dc_cursor_mi_param *param, uint32_t width, uint32_t height); void dpp1_cnv_set_optional_cursor_attributes( struct dpp *dpp_base, struct dpp_cursor_attributes *attr); bool dpp1_dscl_is_lb_conf_valid( int ceil_vratio, int num_partitions, int vtaps); void dpp1_dscl_calc_lb_num_partitions( const struct scaler_data *scl_data, enum lb_memory_config lb_config, int *num_part_y, int *num_part_c); void dpp1_degamma_ram_select( struct dpp *dpp_base, bool use_ram_a); void dpp1_program_degamma_luta_settings( struct dpp *dpp_base, const struct pwl_params *params); void dpp1_program_degamma_lutb_settings( struct dpp *dpp_base, const struct pwl_params *params); void dpp1_program_degamma_lut( struct dpp *dpp_base, const struct pwl_result_data *rgb, uint32_t num, bool is_ram_a); void dpp1_power_on_degamma_lut( struct dpp *dpp_base, bool power_on); void dpp1_program_input_csc( struct dpp *dpp_base, enum dc_color_space color_space, enum dcn10_input_csc_select select, const struct out_csc_color_matrix *tbl_entry); void dpp1_program_bias_and_scale( struct dpp *dpp_base, struct dc_bias_and_scale *params); void dpp1_program_input_lut( struct dpp *dpp_base, const struct dc_gamma *gamma); void dpp1_full_bypass(struct dpp *dpp_base); void dpp1_set_degamma( struct dpp *dpp_base, enum ipp_degamma_mode mode); void dpp1_set_degamma_pwl(struct dpp *dpp_base, const struct pwl_params *params); void dpp_read_state(struct dpp *dpp_base, struct dcn_dpp_state *s); void dpp_reset(struct dpp *dpp_base); void dpp1_cm_program_regamma_lut( struct dpp *dpp_base, const struct pwl_result_data *rgb, uint32_t num); void dpp1_cm_power_on_regamma_lut( struct dpp *dpp_base, bool power_on); void dpp1_cm_configure_regamma_lut( struct dpp *dpp_base, bool is_ram_a); /*program re gamma RAM A*/ void dpp1_cm_program_regamma_luta_settings( struct dpp *dpp_base, const struct pwl_params *params); /*program re gamma RAM B*/ void dpp1_cm_program_regamma_lutb_settings( struct dpp *dpp_base, const struct pwl_params *params); void dpp1_cm_set_output_csc_adjustment( struct dpp *dpp_base, const uint16_t *regval); void dpp1_cm_set_output_csc_default( struct dpp *dpp_base, enum dc_color_space colorspace); void dpp1_cm_set_gamut_remap( struct dpp *dpp, const struct dpp_grph_csc_adjustment *adjust); void dpp1_dscl_set_scaler_manual_scale( struct dpp *dpp_base, const struct scaler_data *scl_data); void dpp1_cnv_setup ( struct dpp *dpp_base, enum surface_pixel_format format, enum expansion_mode mode, struct dc_csc_transform input_csc_color_matrix, enum dc_color_space input_color_space, struct cnv_alpha_2bit_lut *alpha_2bit_lut); void dpp1_dppclk_control( struct dpp *dpp_base, bool dppclk_div, bool enable); void dpp1_set_hdr_multiplier( struct dpp *dpp_base, uint32_t multiplier); bool dpp1_get_optimal_number_of_taps( struct dpp *dpp, struct scaler_data *scl_data, const struct scaling_taps *in_taps); void dpp1_construct(struct dcn10_dpp *dpp1, struct dc_context *ctx, uint32_t inst, const struct dcn_dpp_registers *tf_regs, const struct dcn_dpp_shift *tf_shift, const struct dcn_dpp_mask *tf_mask); #endif |