Linux Audio

Check our new training course

Embedded Linux Audio

Check our new training course
with Creative Commons CC-BY-SA
lecture materials

Bootlin logo

Elixir Cross Referencer

Open Menu / tools / perf / pmu-events / arch / x86 / skylakex / other.json
Loading...
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
[
    {
        "BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the Non-AVX turbo schedule.",
        "EventCode": "0x28",
        "EventName": "CORE_POWER.LVL0_TURBO_LICENSE",
        "PublicDescription": "Core cycles where the core was running with power-delivery for baseline license level 0.  This includes non-AVX codes, SSE, AVX 128-bit, and low-current AVX 256-bit codes.",
        "SampleAfterValue": "200003",
        "UMask": "0x7"
    },
    {
        "BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.",
        "EventCode": "0x28",
        "EventName": "CORE_POWER.LVL1_TURBO_LICENSE",
        "PublicDescription": "Core cycles where the core was running with power-delivery for license level 1.  This includes high current AVX 256-bit instructions as well as low current AVX 512-bit instructions.",
        "SampleAfterValue": "200003",
        "UMask": "0x18"
    },
    {
        "BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.",
        "EventCode": "0x28",
        "EventName": "CORE_POWER.LVL2_TURBO_LICENSE",
        "PublicDescription": "Core cycles where the core was running with power-delivery for license level 2 (introduced in Skylake Server michroarchtecture).  This includes high current AVX 512-bit instructions.",
        "SampleAfterValue": "200003",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "Core cycles the core was throttled due to a pending power level request.",
        "EventCode": "0x28",
        "EventName": "CORE_POWER.THROTTLE",
        "PublicDescription": "Core cycles the out-of-order engine was throttled due to a pending power level request.",
        "SampleAfterValue": "200003",
        "UMask": "0x40"
    },
    {
        "BriefDescription": "CORE_SNOOP_RESPONSE.RSP_IFWDFE",
        "EventCode": "0xEF",
        "EventName": "CORE_SNOOP_RESPONSE.RSP_IFWDFE",
        "SampleAfterValue": "2000003",
        "UMask": "0x20"
    },
    {
        "BriefDescription": "CORE_SNOOP_RESPONSE.RSP_IFWDM",
        "EventCode": "0xEF",
        "EventName": "CORE_SNOOP_RESPONSE.RSP_IFWDM",
        "SampleAfterValue": "2000003",
        "UMask": "0x10"
    },
    {
        "BriefDescription": "CORE_SNOOP_RESPONSE.RSP_IHITFSE",
        "EventCode": "0xEF",
        "EventName": "CORE_SNOOP_RESPONSE.RSP_IHITFSE",
        "SampleAfterValue": "2000003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "CORE_SNOOP_RESPONSE.RSP_IHITI",
        "EventCode": "0xEF",
        "EventName": "CORE_SNOOP_RESPONSE.RSP_IHITI",
        "SampleAfterValue": "2000003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "CORE_SNOOP_RESPONSE.RSP_SFWDFE",
        "EventCode": "0xEF",
        "EventName": "CORE_SNOOP_RESPONSE.RSP_SFWDFE",
        "SampleAfterValue": "2000003",
        "UMask": "0x40"
    },
    {
        "BriefDescription": "CORE_SNOOP_RESPONSE.RSP_SFWDM",
        "EventCode": "0xEF",
        "EventName": "CORE_SNOOP_RESPONSE.RSP_SFWDM",
        "SampleAfterValue": "2000003",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "CORE_SNOOP_RESPONSE.RSP_SHITFSE",
        "EventCode": "0xEF",
        "EventName": "CORE_SNOOP_RESPONSE.RSP_SHITFSE",
        "SampleAfterValue": "2000003",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Number of hardware interrupts received by the processor.",
        "EventCode": "0xCB",
        "EventName": "HW_INTERRUPTS.RECEIVED",
        "PublicDescription": "Counts the number of hardware interruptions received by the processor.",
        "SampleAfterValue": "203",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts number of cache lines that are dropped and not written back to L3 as they are deemed to be less likely to be reused shortly",
        "EventCode": "0xFE",
        "EventName": "IDI_MISC.WB_DOWNGRADE",
        "PublicDescription": "Counts number of cache lines that are dropped and not written back to L3 as they are deemed to be less likely to be reused shortly.",
        "SampleAfterValue": "100003",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Counts number of cache lines that are allocated and written back to L3 with the intention that they are more likely to be reused shortly",
        "EventCode": "0xFE",
        "EventName": "IDI_MISC.WB_UPGRADE",
        "PublicDescription": "Counts number of cache lines that are allocated and written back to L3 with the intention that they are more likely to be reused shortly.",
        "SampleAfterValue": "100003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "MEMORY_DISAMBIGUATION.HISTORY_RESET",
        "EventCode": "0x09",
        "EventName": "MEMORY_DISAMBIGUATION.HISTORY_RESET",
        "SampleAfterValue": "2000003",
        "UMask": "0x1"
    }
]