Linux Audio
Check our new training course
Embedded Linux Audio
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668
/* SPDX-License-Identifier: GPL-2.0 */ /* * mt8183-reg.h -- Mediatek 8183 audio driver reg definition * * Copyright (c) 2018 MediaTek Inc. * Author: KaiChieh Chuang <kaichieh.chuang@mediatek.com> */ #ifndef _MT8183_REG_H_ #define _MT8183_REG_H_ #define AUDIO_TOP_CON0 0x0000 #define AUDIO_TOP_CON1 0x0004 #define AUDIO_TOP_CON3 0x000c #define AFE_DAC_CON0 0x0010 #define AFE_DAC_CON1 0x0014 #define AFE_I2S_CON 0x0018 #define AFE_DAIBT_CON0 0x001c #define AFE_CONN0 0x0020 #define AFE_CONN1 0x0024 #define AFE_CONN2 0x0028 #define AFE_CONN3 0x002c #define AFE_CONN4 0x0030 #define AFE_I2S_CON1 0x0034 #define AFE_I2S_CON2 0x0038 #define AFE_MRGIF_CON 0x003c #define AFE_DL1_BASE 0x0040 #define AFE_DL1_CUR 0x0044 #define AFE_DL1_END 0x0048 #define AFE_I2S_CON3 0x004c #define AFE_DL2_BASE 0x0050 #define AFE_DL2_CUR 0x0054 #define AFE_DL2_END 0x0058 #define AFE_CONN5 0x005c #define AFE_CONN_24BIT 0x006c #define AFE_AWB_BASE 0x0070 #define AFE_AWB_END 0x0078 #define AFE_AWB_CUR 0x007c #define AFE_VUL_BASE 0x0080 #define AFE_VUL_END 0x0088 #define AFE_VUL_CUR 0x008c #define AFE_CONN6 0x00bc #define AFE_MEMIF_MSB 0x00cc #define AFE_MEMIF_MON0 0x00d0 #define AFE_MEMIF_MON1 0x00d4 #define AFE_MEMIF_MON2 0x00d8 #define AFE_MEMIF_MON3 0x00dc #define AFE_MEMIF_MON4 0x00e0 #define AFE_MEMIF_MON5 0x00e4 #define AFE_MEMIF_MON6 0x00e8 #define AFE_MEMIF_MON7 0x00ec #define AFE_MEMIF_MON8 0x00f0 #define AFE_MEMIF_MON9 0x00f4 #define AFE_ADDA_DL_SRC2_CON0 0x0108 #define AFE_ADDA_DL_SRC2_CON1 0x010c #define AFE_ADDA_UL_SRC_CON0 0x0114 #define AFE_ADDA_UL_SRC_CON1 0x0118 #define AFE_ADDA_TOP_CON0 0x0120 #define AFE_ADDA_UL_DL_CON0 0x0124 #define AFE_ADDA_SRC_DEBUG 0x012c #define AFE_ADDA_SRC_DEBUG_MON0 0x0130 #define AFE_ADDA_SRC_DEBUG_MON1 0x0134 #define AFE_ADDA_UL_SRC_MON0 0x0148 #define AFE_ADDA_UL_SRC_MON1 0x014c #define AFE_SIDETONE_DEBUG 0x01d0 #define AFE_SIDETONE_MON 0x01d4 #define AFE_SINEGEN_CON2 0x01dc #define AFE_SIDETONE_CON0 0x01e0 #define AFE_SIDETONE_COEFF 0x01e4 #define AFE_SIDETONE_CON1 0x01e8 #define AFE_SIDETONE_GAIN 0x01ec #define AFE_SINEGEN_CON0 0x01f0 #define AFE_TOP_CON0 0x0200 #define AFE_BUS_CFG 0x0240 #define AFE_BUS_MON0 0x0244 #define AFE_ADDA_PREDIS_CON0 0x0260 #define AFE_ADDA_PREDIS_CON1 0x0264 #define AFE_MRGIF_MON0 0x0270 #define AFE_MRGIF_MON1 0x0274 #define AFE_MRGIF_MON2 0x0278 #define AFE_I2S_MON 0x027c #define AFE_ADDA_IIR_COEF_02_01 0x0290 #define AFE_ADDA_IIR_COEF_04_03 0x0294 #define AFE_ADDA_IIR_COEF_06_05 0x0298 #define AFE_ADDA_IIR_COEF_08_07 0x029c #define AFE_ADDA_IIR_COEF_10_09 0x02a0 #define AFE_DAC_CON2 0x02e0 #define AFE_IRQ_MCU_CON1 0x02e4 #define AFE_IRQ_MCU_CON2 0x02e8 #define AFE_DAC_MON 0x02ec #define AFE_VUL2_BASE 0x02f0 #define AFE_VUL2_END 0x02f8 #define AFE_VUL2_CUR 0x02fc #define AFE_IRQ_MCU_CNT0 0x0300 #define AFE_IRQ_MCU_CNT6 0x0304 #define AFE_IRQ_MCU_CNT8 0x0308 #define AFE_IRQ_MCU_EN1 0x030c #define AFE_IRQ0_MCU_CNT_MON 0x0310 #define AFE_IRQ6_MCU_CNT_MON 0x0314 #define AFE_MOD_DAI_BASE 0x0330 #define AFE_MOD_DAI_END 0x0338 #define AFE_MOD_DAI_CUR 0x033c #define AFE_VUL_D2_BASE 0x0350 #define AFE_VUL_D2_END 0x0358 #define AFE_VUL_D2_CUR 0x035c #define AFE_DL3_BASE 0x0360 #define AFE_DL3_CUR 0x0364 #define AFE_DL3_END 0x0368 #define AFE_HDMI_OUT_CON0 0x0370 #define AFE_HDMI_OUT_BASE 0x0374 #define AFE_HDMI_OUT_CUR 0x0378 #define AFE_HDMI_OUT_END 0x037c #define AFE_HDMI_CONN0 0x0390 #define AFE_IRQ3_MCU_CNT_MON 0x0398 #define AFE_IRQ4_MCU_CNT_MON 0x039c #define AFE_IRQ_MCU_CON0 0x03a0 #define AFE_IRQ_MCU_STATUS 0x03a4 #define AFE_IRQ_MCU_CLR 0x03a8 #define AFE_IRQ_MCU_CNT1 0x03ac #define AFE_IRQ_MCU_CNT2 0x03b0 #define AFE_IRQ_MCU_EN 0x03b4 #define AFE_IRQ_MCU_MON2 0x03b8 #define AFE_IRQ_MCU_CNT5 0x03bc #define AFE_IRQ1_MCU_CNT_MON 0x03c0 #define AFE_IRQ2_MCU_CNT_MON 0x03c4 #define AFE_IRQ1_MCU_EN_CNT_MON 0x03c8 #define AFE_IRQ5_MCU_CNT_MON 0x03cc #define AFE_MEMIF_MINLEN 0x03d0 #define AFE_MEMIF_MAXLEN 0x03d4 #define AFE_MEMIF_PBUF_SIZE 0x03d8 #define AFE_IRQ_MCU_CNT7 0x03dc #define AFE_IRQ7_MCU_CNT_MON 0x03e0 #define AFE_IRQ_MCU_CNT3 0x03e4 #define AFE_IRQ_MCU_CNT4 0x03e8 #define AFE_IRQ_MCU_CNT11 0x03ec #define AFE_APLL1_TUNER_CFG 0x03f0 #define AFE_APLL2_TUNER_CFG 0x03f4 #define AFE_MEMIF_HD_MODE 0x03f8 #define AFE_MEMIF_HDALIGN 0x03fc #define AFE_CONN33 0x0408 #define AFE_IRQ_MCU_CNT12 0x040c #define AFE_GAIN1_CON0 0x0410 #define AFE_GAIN1_CON1 0x0414 #define AFE_GAIN1_CON2 0x0418 #define AFE_GAIN1_CON3 0x041c #define AFE_CONN7 0x0420 #define AFE_GAIN1_CUR 0x0424 #define AFE_GAIN2_CON0 0x0428 #define AFE_GAIN2_CON1 0x042c #define AFE_GAIN2_CON2 0x0430 #define AFE_GAIN2_CON3 0x0434 #define AFE_CONN8 0x0438 #define AFE_GAIN2_CUR 0x043c #define AFE_CONN9 0x0440 #define AFE_CONN10 0x0444 #define AFE_CONN11 0x0448 #define AFE_CONN12 0x044c #define AFE_CONN13 0x0450 #define AFE_CONN14 0x0454 #define AFE_CONN15 0x0458 #define AFE_CONN16 0x045c #define AFE_CONN17 0x0460 #define AFE_CONN18 0x0464 #define AFE_CONN19 0x0468 #define AFE_CONN20 0x046c #define AFE_CONN21 0x0470 #define AFE_CONN22 0x0474 #define AFE_CONN23 0x0478 #define AFE_CONN24 0x047c #define AFE_CONN_RS 0x0494 #define AFE_CONN_DI 0x0498 #define AFE_CONN25 0x04b0 #define AFE_CONN26 0x04b4 #define AFE_CONN27 0x04b8 #define AFE_CONN28 0x04bc #define AFE_CONN29 0x04c0 #define AFE_CONN30 0x04c4 #define AFE_CONN31 0x04c8 #define AFE_CONN32 0x04cc #define AFE_SRAM_DELSEL_CON0 0x04f0 #define AFE_SRAM_DELSEL_CON2 0x04f8 #define AFE_SRAM_DELSEL_CON3 0x04fc #define AFE_ASRC_2CH_CON12 0x0528 #define AFE_ASRC_2CH_CON13 0x052c #define PCM_INTF_CON1 0x0530 #define PCM_INTF_CON2 0x0538 #define PCM2_INTF_CON 0x053c #define AFE_TDM_CON1 0x0548 #define AFE_TDM_CON2 0x054c #define AFE_CONN34 0x0580 #define FPGA_CFG0 0x05b0 #define FPGA_CFG1 0x05b4 #define FPGA_CFG2 0x05c0 #define FPGA_CFG3 0x05c4 #define AUDIO_TOP_DBG_CON 0x05c8 #define AUDIO_TOP_DBG_MON0 0x05cc #define AUDIO_TOP_DBG_MON1 0x05d0 #define AFE_IRQ8_MCU_CNT_MON 0x05e4 #define AFE_IRQ11_MCU_CNT_MON 0x05e8 #define AFE_IRQ12_MCU_CNT_MON 0x05ec #define AFE_GENERAL_REG0 0x0800 #define AFE_GENERAL_REG1 0x0804 #define AFE_GENERAL_REG2 0x0808 #define AFE_GENERAL_REG3 0x080c #define AFE_GENERAL_REG4 0x0810 #define AFE_GENERAL_REG5 0x0814 #define AFE_GENERAL_REG6 0x0818 #define AFE_GENERAL_REG7 0x081c #define AFE_GENERAL_REG8 0x0820 #define AFE_GENERAL_REG9 0x0824 #define AFE_GENERAL_REG10 0x0828 #define AFE_GENERAL_REG11 0x082c #define AFE_GENERAL_REG12 0x0830 #define AFE_GENERAL_REG13 0x0834 #define AFE_GENERAL_REG14 0x0838 #define AFE_GENERAL_REG15 0x083c #define AFE_CBIP_CFG0 0x0840 #define AFE_CBIP_MON0 0x0844 #define AFE_CBIP_SLV_MUX_MON0 0x0848 #define AFE_CBIP_SLV_DECODER_MON0 0x084c #define AFE_CONN0_1 0x0900 #define AFE_CONN1_1 0x0904 #define AFE_CONN2_1 0x0908 #define AFE_CONN3_1 0x090c #define AFE_CONN4_1 0x0910 #define AFE_CONN5_1 0x0914 #define AFE_CONN6_1 0x0918 #define AFE_CONN7_1 0x091c #define AFE_CONN8_1 0x0920 #define AFE_CONN9_1 0x0924 #define AFE_CONN10_1 0x0928 #define AFE_CONN11_1 0x092c #define AFE_CONN12_1 0x0930 #define AFE_CONN13_1 0x0934 #define AFE_CONN14_1 0x0938 #define AFE_CONN15_1 0x093c #define AFE_CONN16_1 0x0940 #define AFE_CONN17_1 0x0944 #define AFE_CONN18_1 0x0948 #define AFE_CONN19_1 0x094c #define AFE_CONN20_1 0x0950 #define AFE_CONN21_1 0x0954 #define AFE_CONN22_1 0x0958 #define AFE_CONN23_1 0x095c #define AFE_CONN24_1 0x0960 #define AFE_CONN25_1 0x0964 #define AFE_CONN26_1 0x0968 #define AFE_CONN27_1 0x096c #define AFE_CONN28_1 0x0970 #define AFE_CONN29_1 0x0974 #define AFE_CONN30_1 0x0978 #define AFE_CONN31_1 0x097c #define AFE_CONN32_1 0x0980 #define AFE_CONN33_1 0x0984 #define AFE_CONN34_1 0x0988 #define AFE_CONN_RS_1 0x098c #define AFE_CONN_DI_1 0x0990 #define AFE_CONN_24BIT_1 0x0994 #define AFE_CONN_REG 0x0998 #define AFE_CONN35 0x09a0 #define AFE_CONN36 0x09a4 #define AFE_CONN37 0x09a8 #define AFE_CONN38 0x09ac #define AFE_CONN35_1 0x09b0 #define AFE_CONN36_1 0x09b4 #define AFE_CONN37_1 0x09b8 #define AFE_CONN38_1 0x09bc #define AFE_CONN39 0x09c0 #define AFE_CONN40 0x09c4 #define AFE_CONN41 0x09c8 #define AFE_CONN42 0x09cc #define AFE_CONN39_1 0x09e0 #define AFE_CONN40_1 0x09e4 #define AFE_CONN41_1 0x09e8 #define AFE_CONN42_1 0x09ec #define AFE_I2S_CON4 0x09f8 #define AFE_ADDA6_TOP_CON0 0x0a80 #define AFE_ADDA6_UL_SRC_CON0 0x0a84 #define AFE_ADD6_UL_SRC_CON1 0x0a88 #define AFE_ADDA6_SRC_DEBUG 0x0a8c #define AFE_ADDA6_SRC_DEBUG_MON0 0x0a90 #define AFE_ADDA6_ULCF_CFG_02_01 0x0aa0 #define AFE_ADDA6_ULCF_CFG_04_03 0x0aa4 #define AFE_ADDA6_ULCF_CFG_06_05 0x0aa8 #define AFE_ADDA6_ULCF_CFG_08_07 0x0aac #define AFE_ADDA6_ULCF_CFG_10_09 0x0ab0 #define AFE_ADDA6_ULCF_CFG_12_11 0x0ab4 #define AFE_ADDA6_ULCF_CFG_14_13 0x0ab8 #define AFE_ADDA6_ULCF_CFG_16_15 0x0abc #define AFE_ADDA6_ULCF_CFG_18_17 0x0ac0 #define AFE_ADDA6_ULCF_CFG_20_19 0x0ac4 #define AFE_ADDA6_ULCF_CFG_22_21 0x0ac8 #define AFE_ADDA6_ULCF_CFG_24_23 0x0acc #define AFE_ADDA6_ULCF_CFG_26_25 0x0ad0 #define AFE_ADDA6_ULCF_CFG_28_27 0x0ad4 #define AFE_ADDA6_ULCF_CFG_30_29 0x0ad8 #define AFE_ADD6A_UL_SRC_MON0 0x0ae4 #define AFE_ADDA6_UL_SRC_MON1 0x0ae8 #define AFE_CONN43 0x0af8 #define AFE_CONN43_1 0x0afc #define AFE_DL1_BASE_MSB 0x0b00 #define AFE_DL1_CUR_MSB 0x0b04 #define AFE_DL1_END_MSB 0x0b08 #define AFE_DL2_BASE_MSB 0x0b10 #define AFE_DL2_CUR_MSB 0x0b14 #define AFE_DL2_END_MSB 0x0b18 #define AFE_AWB_BASE_MSB 0x0b20 #define AFE_AWB_END_MSB 0x0b28 #define AFE_AWB_CUR_MSB 0x0b2c #define AFE_VUL_BASE_MSB 0x0b30 #define AFE_VUL_END_MSB 0x0b38 #define AFE_VUL_CUR_MSB 0x0b3c #define AFE_VUL2_BASE_MSB 0x0b50 #define AFE_VUL2_END_MSB 0x0b58 #define AFE_VUL2_CUR_MSB 0x0b5c #define AFE_MOD_DAI_BASE_MSB 0x0b60 #define AFE_MOD_DAI_END_MSB 0x0b68 #define AFE_MOD_DAI_CUR_MSB 0x0b6c #define AFE_VUL_D2_BASE_MSB 0x0b80 #define AFE_VUL_D2_END_MSB 0x0b88 #define AFE_VUL_D2_CUR_MSB 0x0b8c #define AFE_DL3_BASE_MSB 0x0b90 #define AFE_DL3_CUR_MSB 0x0b94 #define AFE_DL3_END_MSB 0x0b98 #define AFE_HDMI_OUT_BASE_MSB 0x0ba4 #define AFE_HDMI_OUT_CUR_MSB 0x0ba8 #define AFE_HDMI_OUT_END_MSB 0x0bac #define AFE_AWB2_BASE 0x0bd0 #define AFE_AWB2_END 0x0bd8 #define AFE_AWB2_CUR 0x0bdc #define AFE_AWB2_BASE_MSB 0x0be0 #define AFE_AWB2_END_MSB 0x0be8 #define AFE_AWB2_CUR_MSB 0x0bec #define AFE_ADDA_DL_SDM_DCCOMP_CON 0x0c50 #define AFE_ADDA_DL_SDM_TEST 0x0c54 #define AFE_ADDA_DL_DC_COMP_CFG0 0x0c58 #define AFE_ADDA_DL_DC_COMP_CFG1 0x0c5c #define AFE_ADDA_DL_SDM_FIFO_MON 0x0c60 #define AFE_ADDA_DL_SRC_LCH_MON 0x0c64 #define AFE_ADDA_DL_SRC_RCH_MON 0x0c68 #define AFE_ADDA_DL_SDM_OUT_MON 0x0c6c #define AFE_CONNSYS_I2S_CON 0x0c78 #define AFE_CONNSYS_I2S_MON 0x0c7c #define AFE_ASRC_2CH_CON0 0x0c80 #define AFE_ASRC_2CH_CON1 0x0c84 #define AFE_ASRC_2CH_CON2 0x0c88 #define AFE_ASRC_2CH_CON3 0x0c8c #define AFE_ASRC_2CH_CON4 0x0c90 #define AFE_ASRC_2CH_CON5 0x0c94 #define AFE_ASRC_2CH_CON6 0x0c98 #define AFE_ASRC_2CH_CON7 0x0c9c #define AFE_ASRC_2CH_CON8 0x0ca0 #define AFE_ASRC_2CH_CON9 0x0ca4 #define AFE_ASRC_2CH_CON10 0x0ca8 #define AFE_ADDA6_IIR_COEF_02_01 0x0ce0 #define AFE_ADDA6_IIR_COEF_04_03 0x0ce4 #define AFE_ADDA6_IIR_COEF_06_05 0x0ce8 #define AFE_ADDA6_IIR_COEF_08_07 0x0cec #define AFE_ADDA6_IIR_COEF_10_09 0x0cf0 #define AFE_ADDA_PREDIS_CON2 0x0d40 #define AFE_ADDA_PREDIS_CON3 0x0d44 #define AFE_MEMIF_MON12 0x0d70 #define AFE_MEMIF_MON13 0x0d74 #define AFE_MEMIF_MON14 0x0d78 #define AFE_MEMIF_MON15 0x0d7c #define AFE_MEMIF_MON16 0x0d80 #define AFE_MEMIF_MON17 0x0d84 #define AFE_MEMIF_MON18 0x0d88 #define AFE_MEMIF_MON19 0x0d8c #define AFE_MEMIF_MON20 0x0d90 #define AFE_MEMIF_MON21 0x0d94 #define AFE_MEMIF_MON22 0x0d98 #define AFE_MEMIF_MON23 0x0d9c #define AFE_MEMIF_MON24 0x0da0 #define AFE_HD_ENGEN_ENABLE 0x0dd0 #define AFE_ADDA_MTKAIF_CFG0 0x0e00 #define AFE_ADDA_MTKAIF_TX_CFG1 0x0e14 #define AFE_ADDA_MTKAIF_RX_CFG0 0x0e20 #define AFE_ADDA_MTKAIF_RX_CFG1 0x0e24 #define AFE_ADDA_MTKAIF_RX_CFG2 0x0e28 #define AFE_ADDA_MTKAIF_MON0 0x0e34 #define AFE_ADDA_MTKAIF_MON1 0x0e38 #define AFE_AUD_PAD_TOP 0x0e40 #define AFE_GENERAL1_ASRC_2CH_CON0 0x0e80 #define AFE_GENERAL1_ASRC_2CH_CON1 0x0e84 #define AFE_GENERAL1_ASRC_2CH_CON2 0x0e88 #define AFE_GENERAL1_ASRC_2CH_CON3 0x0e8c #define AFE_GENERAL1_ASRC_2CH_CON4 0x0e90 #define AFE_GENERAL1_ASRC_2CH_CON5 0x0e94 #define AFE_GENERAL1_ASRC_2CH_CON6 0x0e98 #define AFE_GENERAL1_ASRC_2CH_CON7 0x0e9c #define AFE_GENERAL1_ASRC_2CH_CON8 0x0ea0 #define AFE_GENERAL1_ASRC_2CH_CON9 0x0ea4 #define AFE_GENERAL1_ASRC_2CH_CON10 0x0ea8 #define AFE_GENERAL1_ASRC_2CH_CON12 0x0eb0 #define AFE_GENERAL1_ASRC_2CH_CON13 0x0eb4 #define GENERAL_ASRC_MODE 0x0eb8 #define GENERAL_ASRC_EN_ON 0x0ebc #define AFE_GENERAL2_ASRC_2CH_CON0 0x0f00 #define AFE_GENERAL2_ASRC_2CH_CON1 0x0f04 #define AFE_GENERAL2_ASRC_2CH_CON2 0x0f08 #define AFE_GENERAL2_ASRC_2CH_CON3 0x0f0c #define AFE_GENERAL2_ASRC_2CH_CON4 0x0f10 #define AFE_GENERAL2_ASRC_2CH_CON5 0x0f14 #define AFE_GENERAL2_ASRC_2CH_CON6 0x0f18 #define AFE_GENERAL2_ASRC_2CH_CON7 0x0f1c #define AFE_GENERAL2_ASRC_2CH_CON8 0x0f20 #define AFE_GENERAL2_ASRC_2CH_CON9 0x0f24 #define AFE_GENERAL2_ASRC_2CH_CON10 0x0f28 #define AFE_GENERAL2_ASRC_2CH_CON12 0x0f30 #define AFE_GENERAL2_ASRC_2CH_CON13 0x0f34 #define AFE_MAX_REGISTER AFE_GENERAL2_ASRC_2CH_CON13 #define AFE_IRQ_STATUS_BITS 0x1fff /* AUDIO_TOP_CON3 */ #define BCK_INVERSE_SFT 3 #define BCK_INVERSE_MASK 0x1 #define BCK_INVERSE_MASK_SFT (0x1 << 3) /* AFE_DAC_CON0 */ #define AWB2_ON_SFT 29 #define AWB2_ON_MASK 0x1 #define AWB2_ON_MASK_SFT (0x1 << 29) #define VUL2_ON_SFT 27 #define VUL2_ON_MASK 0x1 #define VUL2_ON_MASK_SFT (0x1 << 27) #define MOD_DAI_DUP_WR_SFT 26 #define MOD_DAI_DUP_WR_MASK 0x1 #define MOD_DAI_DUP_WR_MASK_SFT (0x1 << 26) #define VUL12_MODE_SFT 20 #define VUL12_MODE_MASK 0xf #define VUL12_MODE_MASK_SFT (0xf << 20) #define VUL12_R_MONO_SFT 11 #define VUL12_R_MONO_MASK 0x1 #define VUL12_R_MONO_MASK_SFT (0x1 << 11) #define VUL12_MONO_SFT 10 #define VUL12_MONO_MASK 0x1 #define VUL12_MONO_MASK_SFT (0x1 << 10) #define VUL12_ON_SFT 9 #define VUL12_ON_MASK 0x1 #define VUL12_ON_MASK_SFT (0x1 << 9) #define MOD_DAI_ON_SFT 7 #define MOD_DAI_ON_MASK 0x1 #define MOD_DAI_ON_MASK_SFT (0x1 << 7) #define AWB_ON_SFT 6 #define AWB_ON_MASK 0x1 #define AWB_ON_MASK_SFT (0x1 << 6) #define DL3_ON_SFT 5 #define DL3_ON_MASK 0x1 #define DL3_ON_MASK_SFT (0x1 << 5) #define VUL_ON_SFT 3 #define VUL_ON_MASK 0x1 #define VUL_ON_MASK_SFT (0x1 << 3) #define DL2_ON_SFT 2 #define DL2_ON_MASK 0x1 #define DL2_ON_MASK_SFT (0x1 << 2) #define DL1_ON_SFT 1 #define DL1_ON_MASK 0x1 #define DL1_ON_MASK_SFT (0x1 << 1) #define AFE_ON_SFT 0 #define AFE_ON_MASK 0x1 #define AFE_ON_MASK_SFT (0x1 << 0) /* AFE_DAC_CON1 */ #define MOD_DAI_MODE_SFT 30 #define MOD_DAI_MODE_MASK 0x3 #define MOD_DAI_MODE_MASK_SFT (0x3 << 30) #define VUL_R_MONO_SFT 28 #define VUL_R_MONO_MASK 0x1 #define VUL_R_MONO_MASK_SFT (0x1 << 28) #define VUL_DATA_SFT 27 #define VUL_DATA_MASK 0x1 #define VUL_DATA_MASK_SFT (0x1 << 27) #define AWB_R_MONO_SFT 25 #define AWB_R_MONO_MASK 0x1 #define AWB_R_MONO_MASK_SFT (0x1 << 25) #define AWB_DATA_SFT 24 #define AWB_DATA_MASK 0x1 #define AWB_DATA_MASK_SFT (0x1 << 24) #define DL3_DATA_SFT 23 #define DL3_DATA_MASK 0x1 #define DL3_DATA_MASK_SFT (0x1 << 23) #define DL2_DATA_SFT 22 #define DL2_DATA_MASK 0x1 #define DL2_DATA_MASK_SFT (0x1 << 22) #define DL1_DATA_SFT 21 #define DL1_DATA_MASK 0x1 #define DL1_DATA_MASK_SFT (0x1 << 21) #define VUL_MODE_SFT 16 #define VUL_MODE_MASK 0xf #define VUL_MODE_MASK_SFT (0xf << 16) #define AWB_MODE_SFT 12 #define AWB_MODE_MASK 0xf #define AWB_MODE_MASK_SFT (0xf << 12) #define I2S_MODE_SFT 8 #define I2S_MODE_MASK 0xf #define I2S_MODE_MASK_SFT (0xf << 8) #define DL2_MODE_SFT 4 #define DL2_MODE_MASK 0xf #define DL2_MODE_MASK_SFT (0xf << 4) #define DL1_MODE_SFT 0 #define DL1_MODE_MASK 0xf #define DL1_MODE_MASK_SFT (0xf << 0) /* AFE_DAC_CON2 */ #define AWB2_R_MONO_SFT 21 #define AWB2_R_MONO_MASK 0x1 #define AWB2_R_MONO_MASK_SFT (0x1 << 21) #define AWB2_DATA_SFT 20 #define AWB2_DATA_MASK 0x1 #define AWB2_DATA_MASK_SFT (0x1 << 20) #define AWB2_MODE_SFT 16 #define AWB2_MODE_MASK 0xf #define AWB2_MODE_MASK_SFT (0xf << 16) #define DL3_MODE_SFT 8 #define DL3_MODE_MASK 0xf #define DL3_MODE_MASK_SFT (0xf << 8) #define VUL2_MODE_SFT 4 #define VUL2_MODE_MASK 0xf #define VUL2_MODE_MASK_SFT (0xf << 4) #define VUL2_R_MONO_SFT 1 #define VUL2_R_MONO_MASK 0x1 #define VUL2_R_MONO_MASK_SFT (0x1 << 1) #define VUL2_DATA_SFT 0 #define VUL2_DATA_MASK 0x1 #define VUL2_DATA_MASK_SFT (0x1 << 0) /* AFE_DAC_MON */ #define AFE_ON_RETM_SFT 0 #define AFE_ON_RETM_MASK 0x1 #define AFE_ON_RETM_MASK_SFT (0x1 << 0) /* AFE_I2S_CON */ #define BCK_NEG_EG_LATCH_SFT 30 #define BCK_NEG_EG_LATCH_MASK 0x1 #define BCK_NEG_EG_LATCH_MASK_SFT (0x1 << 30) #define BCK_INV_SFT 29 #define BCK_INV_MASK 0x1 #define BCK_INV_MASK_SFT (0x1 << 29) #define I2SIN_PAD_SEL_SFT 28 #define I2SIN_PAD_SEL_MASK 0x1 #define I2SIN_PAD_SEL_MASK_SFT (0x1 << 28) #define I2S_LOOPBACK_SFT 20 #define I2S_LOOPBACK_MASK 0x1 #define I2S_LOOPBACK_MASK_SFT (0x1 << 20) #define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT 17 #define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK 0x1 #define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT (0x1 << 17) #define I2S1_HD_EN_SFT 12 #define I2S1_HD_EN_MASK 0x1 #define I2S1_HD_EN_MASK_SFT (0x1 << 12) #define INV_PAD_CTRL_SFT 7 #define INV_PAD_CTRL_MASK 0x1 #define INV_PAD_CTRL_MASK_SFT (0x1 << 7) #define I2S_BYPSRC_SFT 6 #define I2S_BYPSRC_MASK 0x1 #define I2S_BYPSRC_MASK_SFT (0x1 << 6) #define INV_LRCK_SFT 5 #define INV_LRCK_MASK 0x1 #define INV_LRCK_MASK_SFT (0x1 << 5) #define I2S_FMT_SFT 3 #define I2S_FMT_MASK 0x1 #define I2S_FMT_MASK_SFT (0x1 << 3) #define I2S_SRC_SFT 2 #define I2S_SRC_MASK 0x1 #define I2S_SRC_MASK_SFT (0x1 << 2) #define I2S_WLEN_SFT 1 #define I2S_WLEN_MASK 0x1 #define I2S_WLEN_MASK_SFT (0x1 << 1) #define I2S_EN_SFT 0 #define I2S_EN_MASK 0x1 #define I2S_EN_MASK_SFT (0x1 << 0) /* AFE_I2S_CON1 */ #define I2S2_LR_SWAP_SFT 31 #define I2S2_LR_SWAP_MASK 0x1 #define I2S2_LR_SWAP_MASK_SFT (0x1 << 31) #define I2S2_SEL_O19_O20_SFT 18 #define I2S2_SEL_O19_O20_MASK 0x1 #define I2S2_SEL_O19_O20_MASK_SFT (0x1 << 18) #define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT 17 #define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK 0x1 #define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT (0x1 << 17) #define I2S2_SEL_O03_O04_SFT 16 #define I2S2_SEL_O03_O04_MASK 0x1 #define I2S2_SEL_O03_O04_MASK_SFT (0x1 << 16) #define I2S2_32BIT_EN_SFT 13 #define I2S2_32BIT_EN_MASK 0x1 #define I2S2_32BIT_EN_MASK_SFT (0x1 << 13) #define I2S2_HD_EN_SFT 12 #define I2S2_HD_EN_MASK 0x1 #define I2S2_HD_EN_MASK_SFT (0x1 << 12) #define I2S2_OUT_MODE_SFT 8 #define I2S2_OUT_MODE_MASK 0xf #define I2S2_OUT_MODE_MASK_SFT (0xf << 8) #define INV_LRCK_SFT 5 #define INV_LRCK_MASK 0x1 #define INV_LRCK_MASK_SFT (0x1 << 5) #define I2S2_FMT_SFT 3 #define I2S2_FMT_MASK 0x1 #define I2S2_FMT_MASK_SFT (0x1 << 3) #define I2S2_WLEN_SFT 1 #define I2S2_WLEN_MASK 0x1 #define I2S2_WLEN_MASK_SFT (0x1 << 1) #define I2S2_EN_SFT 0 #define I2S2_EN_MASK 0x1 #define I2S2_EN_MASK_SFT (0x1 << 0) /* AFE_I2S_CON2 */ #define I2S3_LR_SWAP_SFT 31 #define I2S3_LR_SWAP_MASK 0x1 #define I2S3_LR_SWAP_MASK_SFT (0x1 << 31) #define I2S3_UPDATE_WORD_SFT 24 #define I2S3_UPDATE_WORD_MASK 0x1f #define I2S3_UPDATE_WORD_MASK_SFT (0x1f << 24) #define I2S3_BCK_INV_SFT 23 #define I2S3_BCK_INV_MASK 0x1 #define I2S3_BCK_INV_MASK_SFT (0x1 << 23) #define I2S3_FPGA_BIT_TEST_SFT 22 #define I2S3_FPGA_BIT_TEST_MASK 0x1 #define I2S3_FPGA_BIT_TEST_MASK_SFT (0x1 << 22) #define I2S3_FPGA_BIT_SFT 21 #define I2S3_FPGA_BIT_MASK 0x1 #define I2S3_FPGA_BIT_MASK_SFT (0x1 << 21) #define I2S3_LOOPBACK_SFT 20 #define I2S3_LOOPBACK_MASK 0x1 #define I2S3_LOOPBACK_MASK_SFT (0x1 << 20) #define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT 17 #define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK 0x1 #define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT (0x1 << 17) #define I2S3_HD_EN_SFT 12 #define I2S3_HD_EN_MASK 0x1 #define I2S3_HD_EN_MASK_SFT (0x1 << 12) #define I2S3_OUT_MODE_SFT 8 #define I2S3_OUT_MODE_MASK 0xf #define I2S3_OUT_MODE_MASK_SFT (0xf << 8) #define I2S3_FMT_SFT 3 #define I2S3_FMT_MASK 0x1 #define I2S3_FMT_MASK_SFT (0x1 << 3) #define I2S3_WLEN_SFT 1 #define I2S3_WLEN_MASK 0x1 #define I2S3_WLEN_MASK_SFT (0x1 << 1) #define I2S3_EN_SFT 0 #define I2S3_EN_MASK 0x1 #define I2S3_EN_MASK_SFT (0x1 << 0) /* AFE_I2S_CON3 */ #define I2S4_LR_SWAP_SFT 31 #define I2S4_LR_SWAP_MASK 0x1 #define I2S4_LR_SWAP_MASK_SFT (0x1 << 31) #define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT 17 #define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK 0x1 #define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT (0x1 << 17) #define I2S4_32BIT_EN_SFT 13 #define I2S4_32BIT_EN_MASK 0x1 #define I2S4_32BIT_EN_MASK_SFT (0x1 << 13) #define I2S4_HD_EN_SFT 12 #define I2S4_HD_EN_MASK 0x1 #define I2S4_HD_EN_MASK_SFT (0x1 << 12) #define I2S4_OUT_MODE_SFT 8 #define I2S4_OUT_MODE_MASK 0xf #define I2S4_OUT_MODE_MASK_SFT (0xf << 8) #define INV_LRCK_SFT 5 #define INV_LRCK_MASK 0x1 #define INV_LRCK_MASK_SFT (0x1 << 5) #define I2S4_FMT_SFT 3 #define I2S4_FMT_MASK 0x1 #define I2S4_FMT_MASK_SFT (0x1 << 3) #define I2S4_WLEN_SFT 1 #define I2S4_WLEN_MASK 0x1 #define I2S4_WLEN_MASK_SFT (0x1 << 1) #define I2S4_EN_SFT 0 #define I2S4_EN_MASK 0x1 #define I2S4_EN_MASK_SFT (0x1 << 0) /* AFE_I2S_CON4 */ #define I2S5_LR_SWAP_SFT 31 #define I2S5_LR_SWAP_MASK 0x1 #define I2S5_LR_SWAP_MASK_SFT (0x1 << 31) #define I2S_LOOPBACK_SFT 20 #define I2S_LOOPBACK_MASK 0x1 #define I2S_LOOPBACK_MASK_SFT (0x1 << 20) #define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT 17 #define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK 0x1 #define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT (0x1 << 17) #define I2S5_32BIT_EN_SFT 13 #define I2S5_32BIT_EN_MASK 0x1 #define I2S5_32BIT_EN_MASK_SFT (0x1 << 13) #define I2S5_HD_EN_SFT 12 #define I2S5_HD_EN_MASK 0x1 #define I2S5_HD_EN_MASK_SFT (0x1 << 12) #define I2S5_OUT_MODE_SFT 8 #define I2S5_OUT_MODE_MASK 0xf #define I2S5_OUT_MODE_MASK_SFT (0xf << 8) #define INV_LRCK_SFT 5 #define INV_LRCK_MASK 0x1 #define INV_LRCK_MASK_SFT (0x1 << 5) #define I2S5_FMT_SFT 3 #define I2S5_FMT_MASK 0x1 #define I2S5_FMT_MASK_SFT (0x1 << 3) #define I2S5_WLEN_SFT 1 #define I2S5_WLEN_MASK 0x1 #define I2S5_WLEN_MASK_SFT (0x1 << 1) #define I2S5_EN_SFT 0 #define I2S5_EN_MASK 0x1 #define I2S5_EN_MASK_SFT (0x1 << 0) /* AFE_GAIN1_CON0 */ #define GAIN1_SAMPLE_PER_STEP_SFT 8 #define GAIN1_SAMPLE_PER_STEP_MASK 0xff #define GAIN1_SAMPLE_PER_STEP_MASK_SFT (0xff << 8) #define GAIN1_MODE_SFT 4 #define GAIN1_MODE_MASK 0xf #define GAIN1_MODE_MASK_SFT (0xf << 4) #define GAIN1_ON_SFT 0 #define GAIN1_ON_MASK 0x1 #define GAIN1_ON_MASK_SFT (0x1 << 0) /* AFE_GAIN1_CON1 */ #define GAIN1_TARGET_SFT 0 #define GAIN1_TARGET_MASK 0xfffff #define GAIN1_TARGET_MASK_SFT (0xfffff << 0) /* AFE_GAIN2_CON0 */ #define GAIN2_SAMPLE_PER_STEP_SFT 8 #define GAIN2_SAMPLE_PER_STEP_MASK 0xff #define GAIN2_SAMPLE_PER_STEP_MASK_SFT (0xff << 8) #define GAIN2_MODE_SFT 4 #define GAIN2_MODE_MASK 0xf #define GAIN2_MODE_MASK_SFT (0xf << 4) #define GAIN2_ON_SFT 0 #define GAIN2_ON_MASK 0x1 #define GAIN2_ON_MASK_SFT (0x1 << 0) /* AFE_GAIN2_CON1 */ #define GAIN2_TARGET_SFT 0 #define GAIN2_TARGET_MASK 0xfffff #define GAIN2_TARGET_MASK_SFT (0xfffff << 0) /* AFE_GAIN1_CUR */ #define AFE_GAIN1_CUR_SFT 0 #define AFE_GAIN1_CUR_MASK 0xfffff #define AFE_GAIN1_CUR_MASK_SFT (0xfffff << 0) /* AFE_GAIN2_CUR */ #define AFE_GAIN2_CUR_SFT 0 #define AFE_GAIN2_CUR_MASK 0xfffff #define AFE_GAIN2_CUR_MASK_SFT (0xfffff << 0) /* AFE_MEMIF_HD_MODE */ #define AWB2_HD_SFT 28 #define AWB2_HD_MASK 0x3 #define AWB2_HD_MASK_SFT (0x3 << 28) #define HDMI_HD_SFT 20 #define HDMI_HD_MASK 0x3 #define HDMI_HD_MASK_SFT (0x3 << 20) #define MOD_DAI_HD_SFT 18 #define MOD_DAI_HD_MASK 0x3 #define MOD_DAI_HD_MASK_SFT (0x3 << 18) #define DAI_HD_SFT 16 #define DAI_HD_MASK 0x3 #define DAI_HD_MASK_SFT (0x3 << 16) #define VUL2_HD_SFT 14 #define VUL2_HD_MASK 0x3 #define VUL2_HD_MASK_SFT (0x3 << 14) #define VUL12_HD_SFT 12 #define VUL12_HD_MASK 0x3 #define VUL12_HD_MASK_SFT (0x3 << 12) #define VUL_HD_SFT 10 #define VUL_HD_MASK 0x3 #define VUL_HD_MASK_SFT (0x3 << 10) #define AWB_HD_SFT 8 #define AWB_HD_MASK 0x3 #define AWB_HD_MASK_SFT (0x3 << 8) #define DL3_HD_SFT 6 #define DL3_HD_MASK 0x3 #define DL3_HD_MASK_SFT (0x3 << 6) #define DL2_HD_SFT 4 #define DL2_HD_MASK 0x3 #define DL2_HD_MASK_SFT (0x3 << 4) #define DL1_HD_SFT 0 #define DL1_HD_MASK 0x3 #define DL1_HD_MASK_SFT (0x3 << 0) /* AFE_MEMIF_HDALIGN */ #define AWB2_NORMAL_MODE_SFT 30 #define AWB2_NORMAL_MODE_MASK 0x1 #define AWB2_NORMAL_MODE_MASK_SFT (0x1 << 30) #define HDMI_NORMAL_MODE_SFT 26 #define HDMI_NORMAL_MODE_MASK 0x1 #define HDMI_NORMAL_MODE_MASK_SFT (0x1 << 26) #define MOD_DAI_NORMAL_MODE_SFT 25 #define MOD_DAI_NORMAL_MODE_MASK 0x1 #define MOD_DAI_NORMAL_MODE_MASK_SFT (0x1 << 25) #define DAI_NORMAL_MODE_SFT 24 #define DAI_NORMAL_MODE_MASK 0x1 #define DAI_NORMAL_MODE_MASK_SFT (0x1 << 24) #define VUL2_NORMAL_MODE_SFT 23 #define VUL2_NORMAL_MODE_MASK 0x1 #define VUL2_NORMAL_MODE_MASK_SFT (0x1 << 23) #define VUL12_NORMAL_MODE_SFT 22 #define VUL12_NORMAL_MODE_MASK 0x1 #define VUL12_NORMAL_MODE_MASK_SFT (0x1 << 22) #define VUL_NORMAL_MODE_SFT 21 #define VUL_NORMAL_MODE_MASK 0x1 #define VUL_NORMAL_MODE_MASK_SFT (0x1 << 21) #define AWB_NORMAL_MODE_SFT 20 #define AWB_NORMAL_MODE_MASK 0x1 #define AWB_NORMAL_MODE_MASK_SFT (0x1 << 20) #define DL3_NORMAL_MODE_SFT 19 #define DL3_NORMAL_MODE_MASK 0x1 #define DL3_NORMAL_MODE_MASK_SFT (0x1 << 19) #define DL2_NORMAL_MODE_SFT 18 #define DL2_NORMAL_MODE_MASK 0x1 #define DL2_NORMAL_MODE_MASK_SFT (0x1 << 18) #define DL1_NORMAL_MODE_SFT 16 #define DL1_NORMAL_MODE_MASK 0x1 #define DL1_NORMAL_MODE_MASK_SFT (0x1 << 16) #define RESERVED1_SFT 15 #define RESERVED1_MASK 0x1 #define RESERVED1_MASK_SFT (0x1 << 15) #define AWB2_ALIGN_SFT 14 #define AWB2_ALIGN_MASK 0x1 #define AWB2_ALIGN_MASK_SFT (0x1 << 14) #define HDMI_HD_ALIGN_SFT 10 #define HDMI_HD_ALIGN_MASK 0x1 #define HDMI_HD_ALIGN_MASK_SFT (0x1 << 10) #define MOD_DAI_HD_ALIGN_SFT 9 #define MOD_DAI_HD_ALIGN_MASK 0x1 #define MOD_DAI_HD_ALIGN_MASK_SFT (0x1 << 9) #define VUL2_HD_ALIGN_SFT 7 #define VUL2_HD_ALIGN_MASK 0x1 #define VUL2_HD_ALIGN_MASK_SFT (0x1 << 7) #define VUL12_HD_ALIGN_SFT 6 #define VUL12_HD_ALIGN_MASK 0x1 #define VUL12_HD_ALIGN_MASK_SFT (0x1 << 6) #define VUL_HD_ALIGN_SFT 5 #define VUL_HD_ALIGN_MASK 0x1 #define VUL_HD_ALIGN_MASK_SFT (0x1 << 5) #define AWB_HD_ALIGN_SFT 4 #define AWB_HD_ALIGN_MASK 0x1 #define AWB_HD_ALIGN_MASK_SFT (0x1 << 4) #define DL3_HD_ALIGN_SFT 3 #define DL3_HD_ALIGN_MASK 0x1 #define DL3_HD_ALIGN_MASK_SFT (0x1 << 3) #define DL2_HD_ALIGN_SFT 2 #define DL2_HD_ALIGN_MASK 0x1 #define DL2_HD_ALIGN_MASK_SFT (0x1 << 2) #define DL1_HD_ALIGN_SFT 0 #define DL1_HD_ALIGN_MASK 0x1 #define DL1_HD_ALIGN_MASK_SFT (0x1 << 0) /* PCM_INTF_CON1 */ #define PCM_FIX_VALUE_SEL_SFT 31 #define PCM_FIX_VALUE_SEL_MASK 0x1 #define PCM_FIX_VALUE_SEL_MASK_SFT (0x1 << 31) #define PCM_BUFFER_LOOPBACK_SFT 30 #define PCM_BUFFER_LOOPBACK_MASK 0x1 #define PCM_BUFFER_LOOPBACK_MASK_SFT (0x1 << 30) #define PCM_PARALLEL_LOOPBACK_SFT 29 #define PCM_PARALLEL_LOOPBACK_MASK 0x1 #define PCM_PARALLEL_LOOPBACK_MASK_SFT (0x1 << 29) #define PCM_SERIAL_LOOPBACK_SFT 28 #define PCM_SERIAL_LOOPBACK_MASK 0x1 #define PCM_SERIAL_LOOPBACK_MASK_SFT (0x1 << 28) #define PCM_DAI_PCM_LOOPBACK_SFT 27 #define PCM_DAI_PCM_LOOPBACK_MASK 0x1 #define PCM_DAI_PCM_LOOPBACK_MASK_SFT (0x1 << 27) #define PCM_I2S_PCM_LOOPBACK_SFT 26 #define PCM_I2S_PCM_LOOPBACK_MASK 0x1 #define PCM_I2S_PCM_LOOPBACK_MASK_SFT (0x1 << 26) #define PCM_SYNC_DELSEL_SFT 25 #define PCM_SYNC_DELSEL_MASK 0x1 #define PCM_SYNC_DELSEL_MASK_SFT (0x1 << 25) #define PCM_TX_LR_SWAP_SFT 24 #define PCM_TX_LR_SWAP_MASK 0x1 #define PCM_TX_LR_SWAP_MASK_SFT (0x1 << 24) #define PCM_SYNC_OUT_INV_SFT 23 #define PCM_SYNC_OUT_INV_MASK 0x1 #define PCM_SYNC_OUT_INV_MASK_SFT (0x1 << 23) #define PCM_BCLK_OUT_INV_SFT 22 #define PCM_BCLK_OUT_INV_MASK 0x1 #define PCM_BCLK_OUT_INV_MASK_SFT (0x1 << 22) #define PCM_SYNC_IN_INV_SFT 21 #define PCM_SYNC_IN_INV_MASK 0x1 #define PCM_SYNC_IN_INV_MASK_SFT (0x1 << 21) #define PCM_BCLK_IN_INV_SFT 20 #define PCM_BCLK_IN_INV_MASK 0x1 #define PCM_BCLK_IN_INV_MASK_SFT (0x1 << 20) #define PCM_TX_LCH_RPT_SFT 19 #define PCM_TX_LCH_RPT_MASK 0x1 #define PCM_TX_LCH_RPT_MASK_SFT (0x1 << 19) #define PCM_VBT_16K_MODE_SFT 18 #define PCM_VBT_16K_MODE_MASK 0x1 #define PCM_VBT_16K_MODE_MASK_SFT (0x1 << 18) #define PCM_EXT_MODEM_SFT 17 #define PCM_EXT_MODEM_MASK 0x1 #define PCM_EXT_MODEM_MASK_SFT (0x1 << 17) #define PCM_24BIT_SFT 16 #define PCM_24BIT_MASK 0x1 #define PCM_24BIT_MASK_SFT (0x1 << 16) #define PCM_WLEN_SFT 14 #define PCM_WLEN_MASK 0x3 #define PCM_WLEN_MASK_SFT (0x3 << 14) #define PCM_SYNC_LENGTH_SFT 9 #define PCM_SYNC_LENGTH_MASK 0x1f #define PCM_SYNC_LENGTH_MASK_SFT (0x1f << 9) #define PCM_SYNC_TYPE_SFT 8 #define PCM_SYNC_TYPE_MASK 0x1 #define PCM_SYNC_TYPE_MASK_SFT (0x1 << 8) #define PCM_BT_MODE_SFT 7 #define PCM_BT_MODE_MASK 0x1 #define PCM_BT_MODE_MASK_SFT (0x1 << 7) #define PCM_BYP_ASRC_SFT 6 #define PCM_BYP_ASRC_MASK 0x1 #define PCM_BYP_ASRC_MASK_SFT (0x1 << 6) #define PCM_SLAVE_SFT 5 #define PCM_SLAVE_MASK 0x1 #define PCM_SLAVE_MASK_SFT (0x1 << 5) #define PCM_MODE_SFT 3 #define PCM_MODE_MASK 0x3 #define PCM_MODE_MASK_SFT (0x3 << 3) #define PCM_FMT_SFT 1 #define PCM_FMT_MASK 0x3 #define PCM_FMT_MASK_SFT (0x3 << 1) #define PCM_EN_SFT 0 #define PCM_EN_MASK 0x1 #define PCM_EN_MASK_SFT (0x1 << 0) /* PCM_INTF_CON2 */ #define PCM1_TX_FIFO_OV_SFT 31 #define PCM1_TX_FIFO_OV_MASK 0x1 #define PCM1_TX_FIFO_OV_MASK_SFT (0x1 << 31) #define PCM1_RX_FIFO_OV_SFT 30 #define PCM1_RX_FIFO_OV_MASK 0x1 #define PCM1_RX_FIFO_OV_MASK_SFT (0x1 << 30) #define PCM2_TX_FIFO_OV_SFT 29 #define PCM2_TX_FIFO_OV_MASK 0x1 #define PCM2_TX_FIFO_OV_MASK_SFT (0x1 << 29) #define PCM2_RX_FIFO_OV_SFT 28 #define PCM2_RX_FIFO_OV_MASK 0x1 #define PCM2_RX_FIFO_OV_MASK_SFT (0x1 << 28) #define PCM1_SYNC_GLITCH_SFT 27 #define PCM1_SYNC_GLITCH_MASK 0x1 #define PCM1_SYNC_GLITCH_MASK_SFT (0x1 << 27) #define PCM2_SYNC_GLITCH_SFT 26 #define PCM2_SYNC_GLITCH_MASK 0x1 #define PCM2_SYNC_GLITCH_MASK_SFT (0x1 << 26) #define TX3_RCH_DBG_MODE_SFT 17 #define TX3_RCH_DBG_MODE_MASK 0x1 #define TX3_RCH_DBG_MODE_MASK_SFT (0x1 << 17) #define PCM1_PCM2_LOOPBACK_SFT 16 #define PCM1_PCM2_LOOPBACK_MASK 0x1 #define PCM1_PCM2_LOOPBACK_MASK_SFT (0x1 << 16) #define DAI_PCM_LOOPBACK_CH_SFT 14 #define DAI_PCM_LOOPBACK_CH_MASK 0x3 #define DAI_PCM_LOOPBACK_CH_MASK_SFT (0x3 << 14) #define I2S_PCM_LOOPBACK_CH_SFT 12 #define I2S_PCM_LOOPBACK_CH_MASK 0x3 #define I2S_PCM_LOOPBACK_CH_MASK_SFT (0x3 << 12) #define TX_FIX_VALUE_SFT 0 #define TX_FIX_VALUE_MASK 0xff #define TX_FIX_VALUE_MASK_SFT (0xff << 0) /* PCM2_INTF_CON */ #define PCM2_TX_FIX_VALUE_SFT 24 #define PCM2_TX_FIX_VALUE_MASK 0xff #define PCM2_TX_FIX_VALUE_MASK_SFT (0xff << 24) #define PCM2_FIX_VALUE_SEL_SFT 23 #define PCM2_FIX_VALUE_SEL_MASK 0x1 #define PCM2_FIX_VALUE_SEL_MASK_SFT (0x1 << 23) #define PCM2_BUFFER_LOOPBACK_SFT 22 #define PCM2_BUFFER_LOOPBACK_MASK 0x1 #define PCM2_BUFFER_LOOPBACK_MASK_SFT (0x1 << 22) #define PCM2_PARALLEL_LOOPBACK_SFT 21 #define PCM2_PARALLEL_LOOPBACK_MASK 0x1 #define PCM2_PARALLEL_LOOPBACK_MASK_SFT (0x1 << 21) #define PCM2_SERIAL_LOOPBACK_SFT 20 #define PCM2_SERIAL_LOOPBACK_MASK 0x1 #define PCM2_SERIAL_LOOPBACK_MASK_SFT (0x1 << 20) #define PCM2_DAI_PCM_LOOPBACK_SFT 19 #define PCM2_DAI_PCM_LOOPBACK_MASK 0x1 #define PCM2_DAI_PCM_LOOPBACK_MASK_SFT (0x1 << 19) #define PCM2_I2S_PCM_LOOPBACK_SFT 18 #define PCM2_I2S_PCM_LOOPBACK_MASK 0x1 #define PCM2_I2S_PCM_LOOPBACK_MASK_SFT (0x1 << 18) #define PCM2_SYNC_DELSEL_SFT 17 #define PCM2_SYNC_DELSEL_MASK 0x1 #define PCM2_SYNC_DELSEL_MASK_SFT (0x1 << 17) #define PCM2_TX_LR_SWAP_SFT 16 #define PCM2_TX_LR_SWAP_MASK 0x1 #define PCM2_TX_LR_SWAP_MASK_SFT (0x1 << 16) #define PCM2_SYNC_IN_INV_SFT 15 #define PCM2_SYNC_IN_INV_MASK 0x1 #define PCM2_SYNC_IN_INV_MASK_SFT (0x1 << 15) #define PCM2_BCLK_IN_INV_SFT 14 #define PCM2_BCLK_IN_INV_MASK 0x1 #define PCM2_BCLK_IN_INV_MASK_SFT (0x1 << 14) #define PCM2_TX_LCH_RPT_SFT 13 #define PCM2_TX_LCH_RPT_MASK 0x1 #define PCM2_TX_LCH_RPT_MASK_SFT (0x1 << 13) #define PCM2_VBT_16K_MODE_SFT 12 #define PCM2_VBT_16K_MODE_MASK 0x1 #define PCM2_VBT_16K_MODE_MASK_SFT (0x1 << 12) #define PCM2_LOOPBACK_CH_SEL_SFT 10 #define PCM2_LOOPBACK_CH_SEL_MASK 0x3 #define PCM2_LOOPBACK_CH_SEL_MASK_SFT (0x3 << 10) #define PCM2_TX2_BT_MODE_SFT 8 #define PCM2_TX2_BT_MODE_MASK 0x1 #define PCM2_TX2_BT_MODE_MASK_SFT (0x1 << 8) #define PCM2_BT_MODE_SFT 7 #define PCM2_BT_MODE_MASK 0x1 #define PCM2_BT_MODE_MASK_SFT (0x1 << 7) #define PCM2_AFIFO_SFT 6 #define PCM2_AFIFO_MASK 0x1 #define PCM2_AFIFO_MASK_SFT (0x1 << 6) #define PCM2_WLEN_SFT 5 #define PCM2_WLEN_MASK 0x1 #define PCM2_WLEN_MASK_SFT (0x1 << 5) #define PCM2_MODE_SFT 3 #define PCM2_MODE_MASK 0x3 #define PCM2_MODE_MASK_SFT (0x3 << 3) #define PCM2_FMT_SFT 1 #define PCM2_FMT_MASK 0x3 #define PCM2_FMT_MASK_SFT (0x3 << 1) #define PCM2_EN_SFT 0 #define PCM2_EN_MASK 0x1 #define PCM2_EN_MASK_SFT (0x1 << 0) /* AFE_ADDA_MTKAIF_CFG0 */ #define MTKAIF_RXIF_CLKINV_ADC_SFT 31 #define MTKAIF_RXIF_CLKINV_ADC_MASK 0x1 #define MTKAIF_RXIF_CLKINV_ADC_MASK_SFT (0x1 << 31) #define MTKAIF_RXIF_BYPASS_SRC_SFT 17 #define MTKAIF_RXIF_BYPASS_SRC_MASK 0x1 #define MTKAIF_RXIF_BYPASS_SRC_MASK_SFT (0x1 << 17) #define MTKAIF_RXIF_PROTOCOL2_SFT 16 #define MTKAIF_RXIF_PROTOCOL2_MASK 0x1 #define MTKAIF_RXIF_PROTOCOL2_MASK_SFT (0x1 << 16) #define MTKAIF_TXIF_BYPASS_SRC_SFT 5 #define MTKAIF_TXIF_BYPASS_SRC_MASK 0x1 #define MTKAIF_TXIF_BYPASS_SRC_MASK_SFT (0x1 << 5) #define MTKAIF_TXIF_PROTOCOL2_SFT 4 #define MTKAIF_TXIF_PROTOCOL2_MASK 0x1 #define MTKAIF_TXIF_PROTOCOL2_MASK_SFT (0x1 << 4) #define MTKAIF_TXIF_8TO5_SFT 2 #define MTKAIF_TXIF_8TO5_MASK 0x1 #define MTKAIF_TXIF_8TO5_MASK_SFT (0x1 << 2) #define MTKAIF_RXIF_8TO5_SFT 1 #define MTKAIF_RXIF_8TO5_MASK 0x1 #define MTKAIF_RXIF_8TO5_MASK_SFT (0x1 << 1) #define MTKAIF_IF_LOOPBACK1_SFT 0 #define MTKAIF_IF_LOOPBACK1_MASK 0x1 #define MTKAIF_IF_LOOPBACK1_MASK_SFT (0x1 << 0) /* AFE_ADDA_MTKAIF_RX_CFG2 */ #define MTKAIF_RXIF_DETECT_ON_PROTOCOL2_SFT 16 #define MTKAIF_RXIF_DETECT_ON_PROTOCOL2_MASK 0x1 #define MTKAIF_RXIF_DETECT_ON_PROTOCOL2_MASK_SFT (0x1 << 16) #define MTKAIF_RXIF_DELAY_CYCLE_SFT 12 #define MTKAIF_RXIF_DELAY_CYCLE_MASK 0xf #define MTKAIF_RXIF_DELAY_CYCLE_MASK_SFT (0xf << 12) #define MTKAIF_RXIF_DELAY_DATA_SFT 8 #define MTKAIF_RXIF_DELAY_DATA_MASK 0x1 #define MTKAIF_RXIF_DELAY_DATA_MASK_SFT (0x1 << 8) #define MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_SFT 4 #define MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_MASK 0x7 #define MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_MASK_SFT (0x7 << 4) /* AFE_ADDA_DL_SRC2_CON0 */ #define DL_2_INPUT_MODE_CTL_SFT 28 #define DL_2_INPUT_MODE_CTL_MASK 0xf #define DL_2_INPUT_MODE_CTL_MASK_SFT (0xf << 28) #define DL_2_CH1_SATURATION_EN_CTL_SFT 27 #define DL_2_CH1_SATURATION_EN_CTL_MASK 0x1 #define DL_2_CH1_SATURATION_EN_CTL_MASK_SFT (0x1 << 27) #define DL_2_CH2_SATURATION_EN_CTL_SFT 26 #define DL_2_CH2_SATURATION_EN_CTL_MASK 0x1 #define DL_2_CH2_SATURATION_EN_CTL_MASK_SFT (0x1 << 26) #define DL_2_OUTPUT_SEL_CTL_SFT 24 #define DL_2_OUTPUT_SEL_CTL_MASK 0x3 #define DL_2_OUTPUT_SEL_CTL_MASK_SFT (0x3 << 24) #define DL_2_FADEIN_0START_EN_SFT 16 #define DL_2_FADEIN_0START_EN_MASK 0x3 #define DL_2_FADEIN_0START_EN_MASK_SFT (0x3 << 16) #define DL_DISABLE_HW_CG_CTL_SFT 15 #define DL_DISABLE_HW_CG_CTL_MASK 0x1 #define DL_DISABLE_HW_CG_CTL_MASK_SFT (0x1 << 15) #define C_DATA_EN_SEL_CTL_PRE_SFT 14 #define C_DATA_EN_SEL_CTL_PRE_MASK 0x1 #define C_DATA_EN_SEL_CTL_PRE_MASK_SFT (0x1 << 14) #define DL_2_SIDE_TONE_ON_CTL_PRE_SFT 13 #define DL_2_SIDE_TONE_ON_CTL_PRE_MASK 0x1 #define DL_2_SIDE_TONE_ON_CTL_PRE_MASK_SFT (0x1 << 13) #define DL_2_MUTE_CH1_OFF_CTL_PRE_SFT 12 #define DL_2_MUTE_CH1_OFF_CTL_PRE_MASK 0x1 #define DL_2_MUTE_CH1_OFF_CTL_PRE_MASK_SFT (0x1 << 12) #define DL_2_MUTE_CH2_OFF_CTL_PRE_SFT 11 #define DL_2_MUTE_CH2_OFF_CTL_PRE_MASK 0x1 #define DL_2_MUTE_CH2_OFF_CTL_PRE_MASK_SFT (0x1 << 11) #define DL2_ARAMPSP_CTL_PRE_SFT 9 #define DL2_ARAMPSP_CTL_PRE_MASK 0x3 #define DL2_ARAMPSP_CTL_PRE_MASK_SFT (0x3 << 9) #define DL_2_IIRMODE_CTL_PRE_SFT 6 #define DL_2_IIRMODE_CTL_PRE_MASK 0x7 #define DL_2_IIRMODE_CTL_PRE_MASK_SFT (0x7 << 6) #define DL_2_VOICE_MODE_CTL_PRE_SFT 5 #define DL_2_VOICE_MODE_CTL_PRE_MASK 0x1 #define DL_2_VOICE_MODE_CTL_PRE_MASK_SFT (0x1 << 5) #define D2_2_MUTE_CH1_ON_CTL_PRE_SFT 4 #define D2_2_MUTE_CH1_ON_CTL_PRE_MASK 0x1 #define D2_2_MUTE_CH1_ON_CTL_PRE_MASK_SFT (0x1 << 4) #define D2_2_MUTE_CH2_ON_CTL_PRE_SFT 3 #define D2_2_MUTE_CH2_ON_CTL_PRE_MASK 0x1 #define D2_2_MUTE_CH2_ON_CTL_PRE_MASK_SFT (0x1 << 3) #define DL_2_IIR_ON_CTL_PRE_SFT 2 #define DL_2_IIR_ON_CTL_PRE_MASK 0x1 #define DL_2_IIR_ON_CTL_PRE_MASK_SFT (0x1 << 2) #define DL_2_GAIN_ON_CTL_PRE_SFT 1 #define DL_2_GAIN_ON_CTL_PRE_MASK 0x1 #define DL_2_GAIN_ON_CTL_PRE_MASK_SFT (0x1 << 1) #define DL_2_SRC_ON_TMP_CTL_PRE_SFT 0 #define DL_2_SRC_ON_TMP_CTL_PRE_MASK 0x1 #define DL_2_SRC_ON_TMP_CTL_PRE_MASK_SFT (0x1 << 0) /* AFE_ADDA_DL_SRC2_CON1 */ #define DL_2_GAIN_CTL_PRE_SFT 16 #define DL_2_GAIN_CTL_PRE_MASK 0xffff #define DL_2_GAIN_CTL_PRE_MASK_SFT (0xffff << 16) #define DL_2_GAIN_MODE_CTL_SFT 0 #define DL_2_GAIN_MODE_CTL_MASK 0x1 #define DL_2_GAIN_MODE_CTL_MASK_SFT (0x1 << 0) /* AFE_ADDA_UL_SRC_CON0 */ #define ULCF_CFG_EN_CTL_SFT 31 #define ULCF_CFG_EN_CTL_MASK 0x1 #define ULCF_CFG_EN_CTL_MASK_SFT (0x1 << 31) #define UL_MODE_3P25M_CH2_CTL_SFT 22 #define UL_MODE_3P25M_CH2_CTL_MASK 0x1 #define UL_MODE_3P25M_CH2_CTL_MASK_SFT (0x1 << 22) #define UL_MODE_3P25M_CH1_CTL_SFT 21 #define UL_MODE_3P25M_CH1_CTL_MASK 0x1 #define UL_MODE_3P25M_CH1_CTL_MASK_SFT (0x1 << 21) #define UL_VOICE_MODE_CH1_CH2_CTL_SFT 17 #define UL_VOICE_MODE_CH1_CH2_CTL_MASK 0x7 #define UL_VOICE_MODE_CH1_CH2_CTL_MASK_SFT (0x7 << 17) #define DMIC_LOW_POWER_MODE_CTL_SFT 14 #define DMIC_LOW_POWER_MODE_CTL_MASK 0x3 #define DMIC_LOW_POWER_MODE_CTL_MASK_SFT (0x3 << 14) #define UL_DISABLE_HW_CG_CTL_SFT 12 #define UL_DISABLE_HW_CG_CTL_MASK 0x1 #define UL_DISABLE_HW_CG_CTL_MASK_SFT (0x1 << 12) #define UL_IIR_ON_TMP_CTL_SFT 10 #define UL_IIR_ON_TMP_CTL_MASK 0x1 #define UL_IIR_ON_TMP_CTL_MASK_SFT (0x1 << 10) #define UL_IIRMODE_CTL_SFT 7 #define UL_IIRMODE_CTL_MASK 0x7 #define UL_IIRMODE_CTL_MASK_SFT (0x7 << 7) #define DIGMIC_3P25M_1P625M_SEL_CTL_SFT 5 #define DIGMIC_3P25M_1P625M_SEL_CTL_MASK 0x1 #define DIGMIC_3P25M_1P625M_SEL_CTL_MASK_SFT (0x1 << 5) #define UL_LOOP_BACK_MODE_CTL_SFT 2 #define UL_LOOP_BACK_MODE_CTL_MASK 0x1 #define UL_LOOP_BACK_MODE_CTL_MASK_SFT (0x1 << 2) #define UL_SDM_3_LEVEL_CTL_SFT 1 #define UL_SDM_3_LEVEL_CTL_MASK 0x1 #define UL_SDM_3_LEVEL_CTL_MASK_SFT (0x1 << 1) #define UL_SRC_ON_TMP_CTL_SFT 0 #define UL_SRC_ON_TMP_CTL_MASK 0x1 #define UL_SRC_ON_TMP_CTL_MASK_SFT (0x1 << 0) /* AFE_ADDA_UL_SRC_CON1 */ #define C_DAC_EN_CTL_SFT 27 #define C_DAC_EN_CTL_MASK 0x1 #define C_DAC_EN_CTL_MASK_SFT (0x1 << 27) #define C_MUTE_SW_CTL_SFT 26 #define C_MUTE_SW_CTL_MASK 0x1 #define C_MUTE_SW_CTL_MASK_SFT (0x1 << 26) #define ASDM_SRC_SEL_CTL_SFT 25 #define ASDM_SRC_SEL_CTL_MASK 0x1 #define ASDM_SRC_SEL_CTL_MASK_SFT (0x1 << 25) #define C_AMP_DIV_CH2_CTL_SFT 21 #define C_AMP_DIV_CH2_CTL_MASK 0x7 #define C_AMP_DIV_CH2_CTL_MASK_SFT (0x7 << 21) #define C_FREQ_DIV_CH2_CTL_SFT 16 #define C_FREQ_DIV_CH2_CTL_MASK 0x1f #define C_FREQ_DIV_CH2_CTL_MASK_SFT (0x1f << 16) #define C_SINE_MODE_CH2_CTL_SFT 12 #define C_SINE_MODE_CH2_CTL_MASK 0xf #define C_SINE_MODE_CH2_CTL_MASK_SFT (0xf << 12) #define C_AMP_DIV_CH1_CTL_SFT 9 #define C_AMP_DIV_CH1_CTL_MASK 0x7 #define C_AMP_DIV_CH1_CTL_MASK_SFT (0x7 << 9) #define C_FREQ_DIV_CH1_CTL_SFT 4 #define C_FREQ_DIV_CH1_CTL_MASK 0x1f #define C_FREQ_DIV_CH1_CTL_MASK_SFT (0x1f << 4) #define C_SINE_MODE_CH1_CTL_SFT 0 #define C_SINE_MODE_CH1_CTL_MASK 0xf #define C_SINE_MODE_CH1_CTL_MASK_SFT (0xf << 0) /* AFE_ADDA_TOP_CON0 */ #define C_LOOP_BACK_MODE_CTL_SFT 12 #define C_LOOP_BACK_MODE_CTL_MASK 0xf #define C_LOOP_BACK_MODE_CTL_MASK_SFT (0xf << 12) #define C_EXT_ADC_CTL_SFT 0 #define C_EXT_ADC_CTL_MASK 0x1 #define C_EXT_ADC_CTL_MASK_SFT (0x1 << 0) /* AFE_ADDA_UL_DL_CON0 */ #define AFE_ADDA6_UL_LR_SWAP_SFT 15 #define AFE_ADDA6_UL_LR_SWAP_MASK 0x1 #define AFE_ADDA6_UL_LR_SWAP_MASK_SFT (0x1 << 15) #define AFE_ADDA6_CKDIV_RST_SFT 14 #define AFE_ADDA6_CKDIV_RST_MASK 0x1 #define AFE_ADDA6_CKDIV_RST_MASK_SFT (0x1 << 14) #define AFE_ADDA6_FIFO_AUTO_RST_SFT 13 #define AFE_ADDA6_FIFO_AUTO_RST_MASK 0x1 #define AFE_ADDA6_FIFO_AUTO_RST_MASK_SFT (0x1 << 13) #define UL_FIFO_DIGMIC_TESTIN_SFT 5 #define UL_FIFO_DIGMIC_TESTIN_MASK 0x3 #define UL_FIFO_DIGMIC_TESTIN_MASK_SFT (0x3 << 5) #define UL_FIFO_DIGMIC_WDATA_TESTEN_SFT 4 #define UL_FIFO_DIGMIC_WDATA_TESTEN_MASK 0x1 #define UL_FIFO_DIGMIC_WDATA_TESTEN_MASK_SFT (0x1 << 4) #define ADDA_AFE_ON_SFT 0 #define ADDA_AFE_ON_MASK 0x1 #define ADDA_AFE_ON_MASK_SFT (0x1 << 0) /* AFE_SIDETONE_CON0 */ #define R_RDY_SFT 30 #define R_RDY_MASK 0x1 #define R_RDY_MASK_SFT (0x1 << 30) #define W_RDY_SFT 29 #define W_RDY_MASK 0x1 #define W_RDY_MASK_SFT (0x1 << 29) #define R_W_EN_SFT 25 #define R_W_EN_MASK 0x1 #define R_W_EN_MASK_SFT (0x1 << 25) #define R_W_SEL_SFT 24 #define R_W_SEL_MASK 0x1 #define R_W_SEL_MASK_SFT (0x1 << 24) #define SEL_CH2_SFT 23 #define SEL_CH2_MASK 0x1 #define SEL_CH2_MASK_SFT (0x1 << 23) #define SIDE_TONE_COEFFICIENT_ADDR_SFT 16 #define SIDE_TONE_COEFFICIENT_ADDR_MASK 0x1f #define SIDE_TONE_COEFFICIENT_ADDR_MASK_SFT (0x1f << 16) #define SIDE_TONE_COEFFICIENT_SFT 0 #define SIDE_TONE_COEFFICIENT_MASK 0xffff #define SIDE_TONE_COEFFICIENT_MASK_SFT (0xffff << 0) /* AFE_SIDETONE_COEFF */ #define SIDE_TONE_COEFF_SFT 0 #define SIDE_TONE_COEFF_MASK 0xffff #define SIDE_TONE_COEFF_MASK_SFT (0xffff << 0) /* AFE_SIDETONE_CON1 */ #define STF_BYPASS_MODE_SFT 31 #define STF_BYPASS_MODE_MASK 0x1 #define STF_BYPASS_MODE_MASK_SFT (0x1 << 31) #define STF_BYPASS_MODE_O28_O29_SFT 30 #define STF_BYPASS_MODE_O28_O29_MASK 0x1 #define STF_BYPASS_MODE_O28_O29_MASK_SFT (0x1 << 30) #define STF_BYPASS_MODE_I2S4_SFT 29 #define STF_BYPASS_MODE_I2S4_MASK 0x1 #define STF_BYPASS_MODE_I2S4_MASK_SFT (0x1 << 29) #define STF_BYPASS_MODE_I2S5_SFT 28 #define STF_BYPASS_MODE_I2S5_MASK 0x1 #define STF_BYPASS_MODE_I2S5_MASK_SFT (0x1 << 28) #define STF_INPUT_EN_SEL_SFT 13 #define STF_INPUT_EN_SEL_MASK 0x1 #define STF_INPUT_EN_SEL_MASK_SFT (0x1 << 13) #define STF_SOURCE_FROM_O19O20_SFT 12 #define STF_SOURCE_FROM_O19O20_MASK 0x1 #define STF_SOURCE_FROM_O19O20_MASK_SFT (0x1 << 12) #define SIDE_TONE_ON_SFT 8 #define SIDE_TONE_ON_MASK 0x1 #define SIDE_TONE_ON_MASK_SFT (0x1 << 8) #define SIDE_TONE_HALF_TAP_NUM_SFT 0 #define SIDE_TONE_HALF_TAP_NUM_MASK 0x3f #define SIDE_TONE_HALF_TAP_NUM_MASK_SFT (0x3f << 0) /* AFE_SIDETONE_GAIN */ #define POSITIVE_GAIN_SFT 16 #define POSITIVE_GAIN_MASK 0x7 #define POSITIVE_GAIN_MASK_SFT (0x7 << 16) #define SIDE_TONE_GAIN_SFT 0 #define SIDE_TONE_GAIN_MASK 0xffff #define SIDE_TONE_GAIN_MASK_SFT (0xffff << 0) /* AFE_ADDA_DL_SDM_DCCOMP_CON */ #define AUD_DC_COMP_EN_SFT 8 #define AUD_DC_COMP_EN_MASK 0x1 #define AUD_DC_COMP_EN_MASK_SFT (0x1 << 8) #define ATTGAIN_CTL_SFT 0 #define ATTGAIN_CTL_MASK 0x3f #define ATTGAIN_CTL_MASK_SFT (0x3f << 0) /* AFE_SINEGEN_CON0 */ #define DAC_EN_SFT 26 #define DAC_EN_MASK 0x1 #define DAC_EN_MASK_SFT (0x1 << 26) #define MUTE_SW_CH2_SFT 25 #define MUTE_SW_CH2_MASK 0x1 #define MUTE_SW_CH2_MASK_SFT (0x1 << 25) #define MUTE_SW_CH1_SFT 24 #define MUTE_SW_CH1_MASK 0x1 #define MUTE_SW_CH1_MASK_SFT (0x1 << 24) #define SINE_MODE_CH2_SFT 20 #define SINE_MODE_CH2_MASK 0xf #define SINE_MODE_CH2_MASK_SFT (0xf << 20) #define AMP_DIV_CH2_SFT 17 #define AMP_DIV_CH2_MASK 0x7 #define AMP_DIV_CH2_MASK_SFT (0x7 << 17) #define FREQ_DIV_CH2_SFT 12 #define FREQ_DIV_CH2_MASK 0x1f #define FREQ_DIV_CH2_MASK_SFT (0x1f << 12) #define SINE_MODE_CH1_SFT 8 #define SINE_MODE_CH1_MASK 0xf #define SINE_MODE_CH1_MASK_SFT (0xf << 8) #define AMP_DIV_CH1_SFT 5 #define AMP_DIV_CH1_MASK 0x7 #define AMP_DIV_CH1_MASK_SFT (0x7 << 5) #define FREQ_DIV_CH1_SFT 0 #define FREQ_DIV_CH1_MASK 0x1f #define FREQ_DIV_CH1_MASK_SFT (0x1f << 0) /* AFE_SINEGEN_CON2 */ #define INNER_LOOP_BACK_MODE_SFT 0 #define INNER_LOOP_BACK_MODE_MASK 0x3f #define INNER_LOOP_BACK_MODE_MASK_SFT (0x3f << 0) /* AFE_MEMIF_MINLEN */ #define HDMI_MINLEN_SFT 24 #define HDMI_MINLEN_MASK 0xf #define HDMI_MINLEN_MASK_SFT (0xf << 24) #define DL3_MINLEN_SFT 12 #define DL3_MINLEN_MASK 0xf #define DL3_MINLEN_MASK_SFT (0xf << 12) #define DL2_MINLEN_SFT 8 #define DL2_MINLEN_MASK 0xf #define DL2_MINLEN_MASK_SFT (0xf << 8) #define DL1_DATA2_MINLEN_SFT 4 #define DL1_DATA2_MINLEN_MASK 0xf #define DL1_DATA2_MINLEN_MASK_SFT (0xf << 4) #define DL1_MINLEN_SFT 0 #define DL1_MINLEN_MASK 0xf #define DL1_MINLEN_MASK_SFT (0xf << 0) /* AFE_MEMIF_MAXLEN */ #define HDMI_MAXLEN_SFT 24 #define HDMI_MAXLEN_MASK 0xf #define HDMI_MAXLEN_MASK_SFT (0xf << 24) #define DL3_MAXLEN_SFT 8 #define DL3_MAXLEN_MASK 0xf #define DL3_MAXLEN_MASK_SFT (0xf << 8) #define DL2_MAXLEN_SFT 4 #define DL2_MAXLEN_MASK 0xf #define DL2_MAXLEN_MASK_SFT (0xf << 4) #define DL1_MAXLEN_SFT 0 #define DL1_MAXLEN_MASK 0x3 #define DL1_MAXLEN_MASK_SFT (0x3 << 0) /* AFE_MEMIF_PBUF_SIZE */ #define VUL12_4CH_SFT 17 #define VUL12_4CH_MASK 0x1 #define VUL12_4CH_MASK_SFT (0x1 << 17) #define DL3_PBUF_SIZE_SFT 10 #define DL3_PBUF_SIZE_MASK 0x3 #define DL3_PBUF_SIZE_MASK_SFT (0x3 << 10) #define HDMI_PBUF_SIZE_SFT 4 #define HDMI_PBUF_SIZE_MASK 0x3 #define HDMI_PBUF_SIZE_MASK_SFT (0x3 << 4) #define DL2_PBUF_SIZE_SFT 2 #define DL2_PBUF_SIZE_MASK 0x3 #define DL2_PBUF_SIZE_MASK_SFT (0x3 << 2) #define DL1_PBUF_SIZE_SFT 0 #define DL1_PBUF_SIZE_MASK 0x3 #define DL1_PBUF_SIZE_MASK_SFT (0x3 << 0) /* AFE_HD_ENGEN_ENABLE */ #define AFE_24M_ON_SFT 1 #define AFE_24M_ON_MASK 0x1 #define AFE_24M_ON_MASK_SFT (0x1 << 1) #define AFE_22M_ON_SFT 0 #define AFE_22M_ON_MASK 0x1 #define AFE_22M_ON_MASK_SFT (0x1 << 0) /* AFE_IRQ_MCU_CON0 */ #define IRQ12_MCU_ON_SFT 12 #define IRQ12_MCU_ON_MASK 0x1 #define IRQ12_MCU_ON_MASK_SFT (0x1 << 12) #define IRQ11_MCU_ON_SFT 11 #define IRQ11_MCU_ON_MASK 0x1 #define IRQ11_MCU_ON_MASK_SFT (0x1 << 11) #define IRQ10_MCU_ON_SFT 10 #define IRQ10_MCU_ON_MASK 0x1 #define IRQ10_MCU_ON_MASK_SFT (0x1 << 10) #define IRQ9_MCU_ON_SFT 9 #define IRQ9_MCU_ON_MASK 0x1 #define IRQ9_MCU_ON_MASK_SFT (0x1 << 9) #define IRQ8_MCU_ON_SFT 8 #define IRQ8_MCU_ON_MASK 0x1 #define IRQ8_MCU_ON_MASK_SFT (0x1 << 8) #define IRQ7_MCU_ON_SFT 7 #define IRQ7_MCU_ON_MASK 0x1 #define IRQ7_MCU_ON_MASK_SFT (0x1 << 7) #define IRQ6_MCU_ON_SFT 6 #define IRQ6_MCU_ON_MASK 0x1 #define IRQ6_MCU_ON_MASK_SFT (0x1 << 6) #define IRQ5_MCU_ON_SFT 5 #define IRQ5_MCU_ON_MASK 0x1 #define IRQ5_MCU_ON_MASK_SFT (0x1 << 5) #define IRQ4_MCU_ON_SFT 4 #define IRQ4_MCU_ON_MASK 0x1 #define IRQ4_MCU_ON_MASK_SFT (0x1 << 4) #define IRQ3_MCU_ON_SFT 3 #define IRQ3_MCU_ON_MASK 0x1 #define IRQ3_MCU_ON_MASK_SFT (0x1 << 3) #define IRQ2_MCU_ON_SFT 2 #define IRQ2_MCU_ON_MASK 0x1 #define IRQ2_MCU_ON_MASK_SFT (0x1 << 2) #define IRQ1_MCU_ON_SFT 1 #define IRQ1_MCU_ON_MASK 0x1 #define IRQ1_MCU_ON_MASK_SFT (0x1 << 1) #define IRQ0_MCU_ON_SFT 0 #define IRQ0_MCU_ON_MASK 0x1 #define IRQ0_MCU_ON_MASK_SFT (0x1 << 0) /* AFE_IRQ_MCU_CON1 */ #define IRQ7_MCU_MODE_SFT 28 #define IRQ7_MCU_MODE_MASK 0xf #define IRQ7_MCU_MODE_MASK_SFT (0xf << 28) #define IRQ6_MCU_MODE_SFT 24 #define IRQ6_MCU_MODE_MASK 0xf #define IRQ6_MCU_MODE_MASK_SFT (0xf << 24) #define IRQ5_MCU_MODE_SFT 20 #define IRQ5_MCU_MODE_MASK 0xf #define IRQ5_MCU_MODE_MASK_SFT (0xf << 20) #define IRQ4_MCU_MODE_SFT 16 #define IRQ4_MCU_MODE_MASK 0xf #define IRQ4_MCU_MODE_MASK_SFT (0xf << 16) #define IRQ3_MCU_MODE_SFT 12 #define IRQ3_MCU_MODE_MASK 0xf #define IRQ3_MCU_MODE_MASK_SFT (0xf << 12) #define IRQ2_MCU_MODE_SFT 8 #define IRQ2_MCU_MODE_MASK 0xf #define IRQ2_MCU_MODE_MASK_SFT (0xf << 8) #define IRQ1_MCU_MODE_SFT 4 #define IRQ1_MCU_MODE_MASK 0xf #define IRQ1_MCU_MODE_MASK_SFT (0xf << 4) #define IRQ0_MCU_MODE_SFT 0 #define IRQ0_MCU_MODE_MASK 0xf #define IRQ0_MCU_MODE_MASK_SFT (0xf << 0) /* AFE_IRQ_MCU_CON2 */ #define IRQ12_MCU_MODE_SFT 4 #define IRQ12_MCU_MODE_MASK 0xf #define IRQ12_MCU_MODE_MASK_SFT (0xf << 4) #define IRQ11_MCU_MODE_SFT 0 #define IRQ11_MCU_MODE_MASK 0xf #define IRQ11_MCU_MODE_MASK_SFT (0xf << 0) /* AFE_IRQ_MCU_CLR */ #define IRQ12_MCU_MISS_CNT_CLR_SFT 28 #define IRQ12_MCU_MISS_CNT_CLR_MASK 0x1 #define IRQ12_MCU_MISS_CNT_CLR_MASK_SFT (0x1 << 28) #define IRQ11_MCU_MISS_CNT_CLR_SFT 27 #define IRQ11_MCU_MISS_CNT_CLR_MASK 0x1 #define IRQ11_MCU_MISS_CNT_CLR_MASK_SFT (0x1 << 27) #define IRQ10_MCU_MISS_CLR_SFT 26 #define IRQ10_MCU_MISS_CLR_MASK 0x1 #define IRQ10_MCU_MISS_CLR_MASK_SFT (0x1 << 26) #define IRQ9_MCU_MISS_CLR_SFT 25 #define IRQ9_MCU_MISS_CLR_MASK 0x1 #define IRQ9_MCU_MISS_CLR_MASK_SFT (0x1 << 25) #define IRQ8_MCU_MISS_CLR_SFT 24 #define IRQ8_MCU_MISS_CLR_MASK 0x1 #define IRQ8_MCU_MISS_CLR_MASK_SFT (0x1 << 24) #define IRQ7_MCU_MISS_CLR_SFT 23 #define IRQ7_MCU_MISS_CLR_MASK 0x1 #define IRQ7_MCU_MISS_CLR_MASK_SFT (0x1 << 23) #define IRQ6_MCU_MISS_CLR_SFT 22 #define IRQ6_MCU_MISS_CLR_MASK 0x1 #define IRQ6_MCU_MISS_CLR_MASK_SFT (0x1 << 22) #define IRQ5_MCU_MISS_CLR_SFT 21 #define IRQ5_MCU_MISS_CLR_MASK 0x1 #define IRQ5_MCU_MISS_CLR_MASK_SFT (0x1 << 21) #define IRQ4_MCU_MISS_CLR_SFT 20 #define IRQ4_MCU_MISS_CLR_MASK 0x1 #define IRQ4_MCU_MISS_CLR_MASK_SFT (0x1 << 20) #define IRQ3_MCU_MISS_CLR_SFT 19 #define IRQ3_MCU_MISS_CLR_MASK 0x1 #define IRQ3_MCU_MISS_CLR_MASK_SFT (0x1 << 19) #define IRQ2_MCU_MISS_CLR_SFT 18 #define IRQ2_MCU_MISS_CLR_MASK 0x1 #define IRQ2_MCU_MISS_CLR_MASK_SFT (0x1 << 18) #define IRQ1_MCU_MISS_CLR_SFT 17 #define IRQ1_MCU_MISS_CLR_MASK 0x1 #define IRQ1_MCU_MISS_CLR_MASK_SFT (0x1 << 17) #define IRQ0_MCU_MISS_CLR_SFT 16 #define IRQ0_MCU_MISS_CLR_MASK 0x1 #define IRQ0_MCU_MISS_CLR_MASK_SFT (0x1 << 16) #define IRQ12_MCU_CLR_SFT 12 #define IRQ12_MCU_CLR_MASK 0x1 #define IRQ12_MCU_CLR_MASK_SFT (0x1 << 12) #define IRQ11_MCU_CLR_SFT 11 #define IRQ11_MCU_CLR_MASK 0x1 #define IRQ11_MCU_CLR_MASK_SFT (0x1 << 11) #define IRQ10_MCU_CLR_SFT 10 #define IRQ10_MCU_CLR_MASK 0x1 #define IRQ10_MCU_CLR_MASK_SFT (0x1 << 10) #define IRQ9_MCU_CLR_SFT 9 #define IRQ9_MCU_CLR_MASK 0x1 #define IRQ9_MCU_CLR_MASK_SFT (0x1 << 9) #define IRQ8_MCU_CLR_SFT 8 #define IRQ8_MCU_CLR_MASK 0x1 #define IRQ8_MCU_CLR_MASK_SFT (0x1 << 8) #define IRQ7_MCU_CLR_SFT 7 #define IRQ7_MCU_CLR_MASK 0x1 #define IRQ7_MCU_CLR_MASK_SFT (0x1 << 7) #define IRQ6_MCU_CLR_SFT 6 #define IRQ6_MCU_CLR_MASK 0x1 #define IRQ6_MCU_CLR_MASK_SFT (0x1 << 6) #define IRQ5_MCU_CLR_SFT 5 #define IRQ5_MCU_CLR_MASK 0x1 #define IRQ5_MCU_CLR_MASK_SFT (0x1 << 5) #define IRQ4_MCU_CLR_SFT 4 #define IRQ4_MCU_CLR_MASK 0x1 #define IRQ4_MCU_CLR_MASK_SFT (0x1 << 4) #define IRQ3_MCU_CLR_SFT 3 #define IRQ3_MCU_CLR_MASK 0x1 #define IRQ3_MCU_CLR_MASK_SFT (0x1 << 3) #define IRQ2_MCU_CLR_SFT 2 #define IRQ2_MCU_CLR_MASK 0x1 #define IRQ2_MCU_CLR_MASK_SFT (0x1 << 2) #define IRQ1_MCU_CLR_SFT 1 #define IRQ1_MCU_CLR_MASK 0x1 #define IRQ1_MCU_CLR_MASK_SFT (0x1 << 1) #define IRQ0_MCU_CLR_SFT 0 #define IRQ0_MCU_CLR_MASK 0x1 #define IRQ0_MCU_CLR_MASK_SFT (0x1 << 0) /* AFE_MEMIF_MSB */ #define CPU_COMPACT_MODE_SFT 29 #define CPU_COMPACT_MODE_MASK 0x1 #define CPU_COMPACT_MODE_MASK_SFT (0x1 << 29) #define CPU_HD_ALIGN_SFT 28 #define CPU_HD_ALIGN_MASK 0x1 #define CPU_HD_ALIGN_MASK_SFT (0x1 << 28) #define AWB2_AXI_WR_SIGN_SFT 24 #define AWB2_AXI_WR_SIGN_MASK 0x1 #define AWB2_AXI_WR_SIGN_MASK_SFT (0x1 << 24) #define VUL2_AXI_WR_SIGN_SFT 22 #define VUL2_AXI_WR_SIGN_MASK 0x1 #define VUL2_AXI_WR_SIGN_MASK_SFT (0x1 << 22) #define VUL12_AXI_WR_SIGN_SFT 21 #define VUL12_AXI_WR_SIGN_MASK 0x1 #define VUL12_AXI_WR_SIGN_MASK_SFT (0x1 << 21) #define VUL_AXI_WR_SIGN_SFT 20 #define VUL_AXI_WR_SIGN_MASK 0x1 #define VUL_AXI_WR_SIGN_MASK_SFT (0x1 << 20) #define MOD_DAI_AXI_WR_SIGN_SFT 18 #define MOD_DAI_AXI_WR_SIGN_MASK 0x1 #define MOD_DAI_AXI_WR_SIGN_MASK_SFT (0x1 << 18) #define AWB_MSTR_SIGN_SFT 17 #define AWB_MSTR_SIGN_MASK 0x1 #define AWB_MSTR_SIGN_MASK_SFT (0x1 << 17) #define SYSRAM_SIGN_SFT 16 #define SYSRAM_SIGN_MASK 0x1 #define SYSRAM_SIGN_MASK_SFT (0x1 << 16) /* AFE_HDMI_CONN0 */ #define HDMI_O_7_SFT 21 #define HDMI_O_7_MASK 0x7 #define HDMI_O_7_MASK_SFT (0x7 << 21) #define HDMI_O_6_SFT 18 #define HDMI_O_6_MASK 0x7 #define HDMI_O_6_MASK_SFT (0x7 << 18) #define HDMI_O_5_SFT 15 #define HDMI_O_5_MASK 0x7 #define HDMI_O_5_MASK_SFT (0x7 << 15) #define HDMI_O_4_SFT 12 #define HDMI_O_4_MASK 0x7 #define HDMI_O_4_MASK_SFT (0x7 << 12) #define HDMI_O_3_SFT 9 #define HDMI_O_3_MASK 0x7 #define HDMI_O_3_MASK_SFT (0x7 << 9) #define HDMI_O_2_SFT 6 #define HDMI_O_2_MASK 0x7 #define HDMI_O_2_MASK_SFT (0x7 << 6) #define HDMI_O_1_SFT 3 #define HDMI_O_1_MASK 0x7 #define HDMI_O_1_MASK_SFT (0x7 << 3) #define HDMI_O_0_SFT 0 #define HDMI_O_0_MASK 0x7 #define HDMI_O_0_MASK_SFT (0x7 << 0) /* AFE_TDM_CON1 */ #define TDM_EN_SFT 0 #define TDM_EN_MASK 0x1 #define TDM_EN_MASK_SFT (0x1 << 0) #define LRCK_INVERSE_SFT 2 #define LRCK_INVERSE_MASK 0x1 #define LRCK_INVERSE_MASK_SFT (0x1 << 2) #define DELAY_DATA_SFT 3 #define DELAY_DATA_MASK 0x1 #define DELAY_DATA_MASK_SFT (0x1 << 3) #define LEFT_ALIGN_SFT 4 #define LEFT_ALIGN_MASK 0x1 #define LEFT_ALIGN_MASK_SFT (0x1 << 4) #define WLEN_SFT 8 #define WLEN_MASK 0x3 #define WLEN_MASK_SFT (0x3 << 8) #define CHANNEL_NUM_SFT 10 #define CHANNEL_NUM_MASK 0x3 #define CHANNEL_NUM_MASK_SFT (0x3 << 10) #define CHANNEL_BCK_CYCLES_SFT 12 #define CHANNEL_BCK_CYCLES_MASK 0x3 #define CHANNEL_BCK_CYCLES_MASK_SFT (0x3 << 12) #define DAC_BIT_NUM_SFT 16 #define DAC_BIT_NUM_MASK 0x1f #define DAC_BIT_NUM_MASK_SFT (0x1f << 16) #define LRCK_TDM_WIDTH_SFT 24 #define LRCK_TDM_WIDTH_MASK 0xff #define LRCK_TDM_WIDTH_MASK_SFT (0xff << 24) /* AFE_TDM_CON2 */ #define ST_CH_PAIR_SOUT0_SFT 0 #define ST_CH_PAIR_SOUT0_MASK 0x7 #define ST_CH_PAIR_SOUT0_MASK_SFT (0x7 << 0) #define ST_CH_PAIR_SOUT1_SFT 4 #define ST_CH_PAIR_SOUT1_MASK 0x7 #define ST_CH_PAIR_SOUT1_MASK_SFT (0x7 << 4) #define ST_CH_PAIR_SOUT2_SFT 8 #define ST_CH_PAIR_SOUT2_MASK 0x7 #define ST_CH_PAIR_SOUT2_MASK_SFT (0x7 << 8) #define ST_CH_PAIR_SOUT3_SFT 12 #define ST_CH_PAIR_SOUT3_MASK 0x7 #define ST_CH_PAIR_SOUT3_MASK_SFT (0x7 << 12) #define TDM_FIX_VALUE_SEL_SFT 16 #define TDM_FIX_VALUE_SEL_MASK 0x1 #define TDM_FIX_VALUE_SEL_MASK_SFT (0x1 << 16) #define TDM_I2S_LOOPBACK_SFT 20 #define TDM_I2S_LOOPBACK_MASK 0x1 #define TDM_I2S_LOOPBACK_MASK_SFT (0x1 << 20) #define TDM_I2S_LOOPBACK_CH_SFT 21 #define TDM_I2S_LOOPBACK_CH_MASK 0x3 #define TDM_I2S_LOOPBACK_CH_MASK_SFT (0x3 << 21) #define TDM_FIX_VALUE_SFT 24 #define TDM_FIX_VALUE_MASK 0xff #define TDM_FIX_VALUE_MASK_SFT (0xff << 24) /* AFE_HDMI_OUT_CON0 */ #define AFE_HDMI_OUT_ON_RETM_SFT 8 #define AFE_HDMI_OUT_ON_RETM_MASK 0x1 #define AFE_HDMI_OUT_ON_RETM_MASK_SFT (0x1 << 8) #define AFE_HDMI_OUT_CH_NUM_SFT 4 #define AFE_HDMI_OUT_CH_NUM_MASK 0xf #define AFE_HDMI_OUT_CH_NUM_MASK_SFT (0xf << 4) #define AFE_HDMI_OUT_BIT_WIDTH_SFT 1 #define AFE_HDMI_OUT_BIT_WIDTH_MASK 0x1 #define AFE_HDMI_OUT_BIT_WIDTH_MASK_SFT (0x1 << 1) #define AFE_HDMI_OUT_ON_SFT 0 #define AFE_HDMI_OUT_ON_MASK 0x1 #define AFE_HDMI_OUT_ON_MASK_SFT (0x1 << 0) #endif
