Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 | # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause %YAML 1.2 --- $id: http://devicetree.org/schemas/dma/fsl,imx-sdma.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: Freescale Smart Direct Memory Access (SDMA) Controller for i.MX maintainers: - Joy Zou <joy.zou@nxp.com> allOf: - $ref: dma-controller.yaml# properties: compatible: oneOf: - items: - enum: - fsl,imx50-sdma - fsl,imx51-sdma - fsl,imx53-sdma - fsl,imx6q-sdma - fsl,imx7d-sdma - const: fsl,imx35-sdma - items: - enum: - fsl,imx6sx-sdma - fsl,imx6sl-sdma - const: fsl,imx6q-sdma - items: - const: fsl,imx6ul-sdma - const: fsl,imx6q-sdma - const: fsl,imx35-sdma - items: - const: fsl,imx6sll-sdma - const: fsl,imx6ul-sdma - items: - const: fsl,imx8mq-sdma - const: fsl,imx7d-sdma - items: - enum: - fsl,imx8mp-sdma - fsl,imx8mn-sdma - fsl,imx8mm-sdma - const: fsl,imx8mq-sdma - items: - enum: - fsl,imx25-sdma - fsl,imx31-sdma - fsl,imx35-sdma reg: maxItems: 1 interrupts: maxItems: 1 fsl,sdma-ram-script-name: $ref: /schemas/types.yaml#/definitions/string description: Should contain the full path of SDMA RAM scripts firmware. "#dma-cells": const: 3 description: | The first cell: request/event ID The second cell: peripheral types ID enum: - MCU domain SSI: 0 - Shared SSI: 1 - MMC: 2 - SDHC: 3 - MCU domain UART: 4 - Shared UART: 5 - FIRI: 6 - MCU domain CSPI: 7 - Shared CSPI: 8 - SIM: 9 - ATA: 10 - CCM: 11 - External peripheral: 12 - Memory Stick Host Controller: 13 - Shared Memory Stick Host Controller: 14 - DSP: 15 - Memory: 16 - FIFO type Memory: 17 - SPDIF: 18 - IPU Memory: 19 - ASRC: 20 - ESAI: 21 - SSI Dual FIFO: 22 description: needs firmware more than ver 2 - Shared ASRC: 23 - SAI: 24 - HDMI Audio: 25 The third cell: transfer priority ID enum: - High: 0 - Medium: 1 - Low: 2 gpr: $ref: /schemas/types.yaml#/definitions/phandle description: The phandle to the General Purpose Register (GPR) node fsl,sdma-event-remap: $ref: /schemas/types.yaml#/definitions/uint32-matrix maxItems: 2 items: items: - description: GPR register offset - description: GPR register shift - description: GPR register value description: | Register bits of sdma event remap, the format is <reg shift val>. The order is <RX>, <TX>. clocks: maxItems: 2 clock-names: items: - const: ipg - const: ahb iram: $ref: /schemas/types.yaml#/definitions/phandle description: The phandle to the On-chip RAM (OCRAM) node. required: - compatible - reg - interrupts - fsl,sdma-ram-script-name additionalProperties: false examples: - | sdma: dma-controller@83fb0000 { compatible = "fsl,imx51-sdma", "fsl,imx35-sdma"; reg = <0x83fb0000 0x4000>; interrupts = <6>; #dma-cells = <3>; fsl,sdma-ram-script-name = "sdma-imx51.bin"; }; ... |