Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597 3598 3599 3600 3601 3602 3603 3604 3605 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693 3694 3695 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709 3710 3711 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725 3726 3727 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 3742 3743 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757 3758 3759 3760 3761 3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772 3773 3774 3775 3776 3777 3778 3779 3780 3781 3782 3783 3784 3785 3786 3787 3788 3789 3790 3791 3792 3793 3794 3795 3796 3797 3798 3799 3800 3801 3802 3803 3804 3805 3806 3807 3808 3809 3810 3811 3812 3813 3814 3815 3816 3817 3818 3819 3820 3821 3822 3823 3824 3825 3826 3827 3828 3829 3830 3831 3832 3833 3834 3835 3836 3837 3838 3839 3840 3841 3842 3843 3844 3845 3846 3847 3848 3849 3850 3851 3852 3853 3854 3855 3856 3857 3858 3859 3860 3861 3862 3863 3864 3865 3866 3867 3868 3869 3870 3871 3872 3873 3874 3875 3876 3877 3878 3879 3880 3881 3882 3883 3884 3885 3886 3887 3888 3889 3890 3891 3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907 3908 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4014 4015 4016 4017 4018 4019 4020 4021 4022 4023 4024 4025 4026 4027 4028 4029 4030 4031 4032 4033 4034 4035 4036 4037 4038 4039 4040 4041 4042 4043 4044 4045 4046 4047 4048 4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060 4061 4062 4063 4064 4065 4066 4067 4068 4069 4070 4071 4072 4073 4074 4075 4076 4077 4078 4079 4080 4081 4082 4083 4084 4085 4086 4087 4088 4089 4090 4091 4092 4093 4094 4095 4096 4097 4098 4099 4100 4101 4102 4103 4104 4105 4106 4107 4108 4109 4110 4111 4112 4113 4114 4115 4116 4117 4118 4119 4120 4121 4122 4123 4124 4125 4126 4127 4128 4129 4130 4131 4132 4133 4134 4135 4136 4137 4138 4139 4140 4141 4142 4143 4144 4145 4146 4147 4148 4149 4150 4151 4152 4153 4154 4155 4156 4157 4158 4159 4160 4161 4162 4163 4164 4165 4166 4167 4168 4169 4170 4171 4172 4173 4174 4175 4176 4177 4178 4179 4180 4181 4182 4183 4184 4185 4186 4187 4188 4189 4190 4191 4192 4193 4194 4195 4196 4197 4198 4199 4200 4201 4202 4203 4204 4205 4206 4207 4208 4209 4210 4211 4212 4213 4214 4215 4216 4217 4218 4219 4220 4221 4222 4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241 4242 4243 4244 4245 4246 4247 4248 4249 4250 4251 4252 4253 4254 4255 4256 4257 4258 4259 4260 4261 4262 4263 4264 4265 4266 4267 4268 4269 4270 4271 4272 4273 4274 4275 4276 4277 4278 4279 4280 4281 4282 4283 4284 4285 4286 4287 4288 4289 4290 4291 4292 4293 4294 4295 4296 4297 4298 4299 4300 4301 4302 4303 4304 4305 4306 4307 4308 4309 4310 4311 4312 4313 4314 4315 4316 4317 4318 4319 4320 4321 4322 4323 4324 4325 4326 4327 4328 4329 4330 4331 4332 4333 4334 4335 4336 4337 4338 4339 4340 4341 4342 4343 4344 4345 4346 4347 4348 4349 4350 4351 4352 4353 4354 4355 4356 4357 4358 4359 4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384 4385 4386 4387 4388 4389 4390 4391 4392 4393 4394 4395 4396 4397 4398 4399 4400 4401 4402 4403 4404 4405 4406 4407 4408 4409 4410 4411 4412 4413 4414 4415 4416 4417 4418 4419 4420 4421 4422 4423 4424 4425 4426 4427 4428 4429 4430 4431 4432 4433 4434 4435 4436 4437 4438 4439 4440 4441 4442 4443 4444 4445 4446 4447 4448 4449 4450 4451 4452 4453 4454 4455 4456 4457 4458 4459 4460 4461 4462 4463 4464 4465 4466 4467 4468 4469 4470 4471 4472 4473 4474 4475 4476 4477 4478 4479 4480 4481 4482 4483 4484 4485 4486 4487 4488 4489 4490 4491 4492 4493 4494 4495 4496 4497 4498 4499 4500 4501 4502 4503 4504 4505 4506 4507 4508 4509 4510 4511 4512 4513 4514 4515 4516 4517 4518 4519 4520 4521 4522 4523 4524 4525 4526 4527 4528 4529 4530 4531 4532 4533 4534 4535 4536 4537 4538 4539 4540 4541 4542 4543 4544 4545 4546 4547 4548 4549 4550 4551 4552 4553 4554 4555 4556 4557 4558 4559 4560 4561 4562 4563 4564 4565 4566 4567 4568 4569 4570 4571 4572 4573 4574 4575 4576 4577 4578 4579 4580 4581 4582 4583 4584 4585 4586 4587 4588 4589 4590 4591 4592 4593 4594 4595 4596 4597 4598 4599 4600 4601 4602 4603 4604 4605 4606 4607 4608 4609 4610 4611 4612 4613 4614 4615 4616 4617 4618 4619 4620 4621 4622 4623 4624 4625 4626 4627 4628 4629 4630 4631 4632 4633 4634 4635 4636 4637 4638 4639 4640 4641 4642 4643 4644 4645 4646 4647 4648 4649 4650 4651 4652 4653 4654 4655 4656 4657 4658 4659 4660 4661 4662 4663 4664 4665 4666 4667 4668 4669 4670 4671 4672 4673 4674 4675 4676 4677 4678 4679 4680 4681 4682 4683 4684 4685 4686 4687 4688 4689 4690 4691 4692 4693 4694 4695 4696 4697 4698 4699 4700 4701 4702 4703 4704 4705 4706 4707 4708 4709 4710 4711 4712 4713 4714 4715 4716 4717 4718 4719 4720 4721 4722 4723 4724 4725 4726 4727 4728 4729 4730 4731 4732 4733 4734 4735 4736 4737 4738 4739 4740 4741 4742 4743 4744 4745 4746 4747 4748 4749 4750 4751 4752 4753 4754 4755 4756 4757 4758 4759 4760 4761 4762 4763 4764 4765 4766 4767 4768 4769 4770 4771 4772 4773 4774 4775 4776 4777 4778 4779 4780 4781 4782 4783 4784 4785 4786 4787 4788 4789 4790 4791 4792 4793 4794 4795 4796 4797 4798 4799 4800 4801 4802 4803 4804 4805 4806 4807 4808 4809 4810 4811 4812 4813 4814 4815 4816 4817 4818 4819 4820 4821 4822 4823 4824 4825 4826 4827 4828 4829 4830 4831 4832 4833 4834 4835 4836 4837 4838 4839 4840 4841 4842 4843 4844 4845 4846 4847 4848 4849 4850 4851 4852 4853 4854 4855 4856 4857 4858 4859 4860 4861 4862 4863 4864 4865 4866 4867 4868 4869 4870 4871 4872 4873 4874 4875 4876 4877 4878 4879 4880 4881 4882 4883 4884 4885 4886 4887 4888 4889 4890 4891 4892 4893 4894 4895 4896 4897 4898 4899 4900 4901 4902 4903 4904 4905 4906 4907 4908 4909 4910 4911 4912 4913 4914 4915 4916 4917 4918 4919 4920 4921 4922 4923 4924 4925 4926 4927 4928 4929 4930 4931 4932 4933 4934 4935 4936 4937 4938 4939 4940 4941 4942 4943 4944 4945 4946 4947 4948 4949 4950 4951 4952 4953 4954 4955 4956 4957 4958 4959 4960 4961 4962 4963 4964 4965 4966 4967 4968 4969 4970 4971 4972 4973 4974 4975 4976 4977 4978 4979 4980 4981 4982 4983 4984 4985 4986 4987 4988 4989 4990 4991 4992 4993 4994 4995 4996 4997 4998 4999 5000 5001 5002 5003 5004 5005 5006 5007 5008 5009 5010 5011 5012 5013 5014 5015 5016 5017 5018 5019 5020 5021 5022 5023 5024 5025 5026 5027 5028 5029 5030 5031 5032 5033 5034 5035 5036 5037 5038 5039 5040 5041 5042 5043 5044 5045 5046 5047 5048 5049 5050 5051 5052 5053 5054 5055 5056 5057 5058 5059 5060 5061 5062 5063 5064 5065 5066 5067 5068 5069 5070 5071 5072 5073 5074 5075 5076 5077 5078 5079 5080 5081 5082 5083 5084 5085 5086 5087 5088 5089 5090 5091 5092 5093 5094 5095 5096 5097 5098 5099 5100 5101 5102 5103 5104 5105 5106 5107 5108 5109 5110 5111 5112 5113 5114 5115 5116 5117 5118 5119 5120 5121 5122 5123 5124 5125 5126 5127 5128 5129 5130 5131 5132 5133 5134 5135 5136 5137 5138 5139 5140 5141 5142 5143 5144 5145 5146 5147 5148 5149 5150 5151 5152 5153 5154 5155 5156 5157 5158 5159 5160 5161 5162 5163 5164 5165 5166 5167 5168 5169 5170 5171 5172 5173 5174 5175 5176 5177 5178 5179 5180 5181 5182 5183 5184 5185 5186 5187 5188 5189 5190 5191 5192 5193 5194 5195 5196 5197 5198 5199 5200 5201 5202 5203 5204 5205 5206 5207 5208 5209 5210 5211 5212 5213 5214 5215 5216 5217 5218 5219 5220 5221 5222 5223 5224 5225 5226 5227 5228 5229 5230 5231 5232 5233 5234 5235 5236 5237 5238 5239 5240 5241 5242 5243 5244 5245 5246 5247 5248 5249 5250 5251 5252 5253 5254 5255 5256 5257 5258 5259 5260 5261 5262 5263 5264 5265 5266 5267 5268 5269 5270 5271 5272 5273 5274 5275 5276 5277 5278 5279 5280 5281 5282 5283 5284 5285 5286 5287 5288 5289 5290 5291 5292 5293 5294 5295 5296 5297 5298 5299 5300 5301 5302 5303 5304 5305 5306 5307 5308 5309 5310 5311 5312 5313 5314 5315 5316 5317 5318 5319 5320 5321 5322 5323 5324 5325 5326 5327 5328 5329 5330 5331 5332 5333 5334 5335 5336 5337 5338 5339 5340 5341 5342 5343 5344 5345 5346 5347 5348 5349 5350 5351 5352 5353 5354 5355 5356 5357 5358 5359 5360 5361 5362 5363 5364 5365 5366 5367 5368 5369 5370 5371 5372 5373 5374 5375 5376 5377 5378 5379 5380 5381 5382 5383 5384 5385 5386 5387 5388 5389 5390 5391 5392 5393 5394 5395 | // SPDX-License-Identifier: GPL-2.0-or-later /* * pmcraid.c -- driver for PMC Sierra MaxRAID controller adapters * * Written By: Anil Ravindranath<anil_ravindranath@pmc-sierra.com> * PMC-Sierra Inc * * Copyright (C) 2008, 2009 PMC Sierra Inc */ #include <linux/fs.h> #include <linux/init.h> #include <linux/types.h> #include <linux/errno.h> #include <linux/kernel.h> #include <linux/ioport.h> #include <linux/delay.h> #include <linux/pci.h> #include <linux/wait.h> #include <linux/spinlock.h> #include <linux/sched.h> #include <linux/interrupt.h> #include <linux/blkdev.h> #include <linux/firmware.h> #include <linux/module.h> #include <linux/moduleparam.h> #include <linux/hdreg.h> #include <linux/io.h> #include <linux/slab.h> #include <asm/irq.h> #include <asm/processor.h> #include <linux/libata.h> #include <linux/mutex.h> #include <linux/ktime.h> #include <scsi/scsi.h> #include <scsi/scsi_host.h> #include <scsi/scsi_device.h> #include <scsi/scsi_tcq.h> #include <scsi/scsi_eh.h> #include <scsi/scsi_cmnd.h> #include <scsi/scsicam.h> #include "pmcraid.h" /* * Module configuration parameters */ static unsigned int pmcraid_debug_log; static unsigned int pmcraid_disable_aen; static unsigned int pmcraid_log_level = IOASC_LOG_LEVEL_MUST; static unsigned int pmcraid_enable_msix; /* * Data structures to support multiple adapters by the LLD. * pmcraid_adapter_count - count of configured adapters */ static atomic_t pmcraid_adapter_count = ATOMIC_INIT(0); /* * Supporting user-level control interface through IOCTL commands. * pmcraid_major - major number to use * pmcraid_minor - minor number(s) to use */ static unsigned int pmcraid_major; static struct class *pmcraid_class; static DECLARE_BITMAP(pmcraid_minor, PMCRAID_MAX_ADAPTERS); /* * Module parameters */ MODULE_AUTHOR("Anil Ravindranath<anil_ravindranath@pmc-sierra.com>"); MODULE_DESCRIPTION("PMC Sierra MaxRAID Controller Driver"); MODULE_LICENSE("GPL"); MODULE_VERSION(PMCRAID_DRIVER_VERSION); module_param_named(log_level, pmcraid_log_level, uint, (S_IRUGO | S_IWUSR)); MODULE_PARM_DESC(log_level, "Enables firmware error code logging, default :1 high-severity" " errors, 2: all errors including high-severity errors," " 0: disables logging"); module_param_named(debug, pmcraid_debug_log, uint, (S_IRUGO | S_IWUSR)); MODULE_PARM_DESC(debug, "Enable driver verbose message logging. Set 1 to enable." "(default: 0)"); module_param_named(disable_aen, pmcraid_disable_aen, uint, (S_IRUGO | S_IWUSR)); MODULE_PARM_DESC(disable_aen, "Disable driver aen notifications to apps. Set 1 to disable." "(default: 0)"); /* chip specific constants for PMC MaxRAID controllers (same for * 0x5220 and 0x8010 */ static struct pmcraid_chip_details pmcraid_chip_cfg[] = { { .ioastatus = 0x0, .ioarrin = 0x00040, .mailbox = 0x7FC30, .global_intr_mask = 0x00034, .ioa_host_intr = 0x0009C, .ioa_host_intr_clr = 0x000A0, .ioa_host_msix_intr = 0x7FC40, .ioa_host_mask = 0x7FC28, .ioa_host_mask_clr = 0x7FC28, .host_ioa_intr = 0x00020, .host_ioa_intr_clr = 0x00020, .transop_timeout = 300 } }; /* * PCI device ids supported by pmcraid driver */ static struct pci_device_id pmcraid_pci_table[] = { { PCI_DEVICE(PCI_VENDOR_ID_PMC, PCI_DEVICE_ID_PMC_MAXRAID), 0, 0, (kernel_ulong_t)&pmcraid_chip_cfg[0] }, {} }; MODULE_DEVICE_TABLE(pci, pmcraid_pci_table); /** * pmcraid_slave_alloc - Prepare for commands to a device * @scsi_dev: scsi device struct * * This function is called by mid-layer prior to sending any command to the new * device. Stores resource entry details of the device in scsi_device struct. * Queuecommand uses the resource handle and other details to fill up IOARCB * while sending commands to the device. * * Return value: * 0 on success / -ENXIO if device does not exist */ static int pmcraid_slave_alloc(struct scsi_device *scsi_dev) { struct pmcraid_resource_entry *temp, *res = NULL; struct pmcraid_instance *pinstance; u8 target, bus, lun; unsigned long lock_flags; int rc = -ENXIO; u16 fw_version; pinstance = shost_priv(scsi_dev->host); fw_version = be16_to_cpu(pinstance->inq_data->fw_version); /* Driver exposes VSET and GSCSI resources only; all other device types * are not exposed. Resource list is synchronized using resource lock * so any traversal or modifications to the list should be done inside * this lock */ spin_lock_irqsave(&pinstance->resource_lock, lock_flags); list_for_each_entry(temp, &pinstance->used_res_q, queue) { /* do not expose VSETs with order-ids > MAX_VSET_TARGETS */ if (RES_IS_VSET(temp->cfg_entry)) { if (fw_version <= PMCRAID_FW_VERSION_1) target = temp->cfg_entry.unique_flags1; else target = le16_to_cpu(temp->cfg_entry.array_id) & 0xFF; if (target > PMCRAID_MAX_VSET_TARGETS) continue; bus = PMCRAID_VSET_BUS_ID; lun = 0; } else if (RES_IS_GSCSI(temp->cfg_entry)) { target = RES_TARGET(temp->cfg_entry.resource_address); bus = PMCRAID_PHYS_BUS_ID; lun = RES_LUN(temp->cfg_entry.resource_address); } else { continue; } if (bus == scsi_dev->channel && target == scsi_dev->id && lun == scsi_dev->lun) { res = temp; break; } } if (res) { res->scsi_dev = scsi_dev; scsi_dev->hostdata = res; res->change_detected = 0; atomic_set(&res->read_failures, 0); atomic_set(&res->write_failures, 0); rc = 0; } spin_unlock_irqrestore(&pinstance->resource_lock, lock_flags); return rc; } /** * pmcraid_slave_configure - Configures a SCSI device * @scsi_dev: scsi device struct * * This function is executed by SCSI mid layer just after a device is first * scanned (i.e. it has responded to an INQUIRY). For VSET resources, the * timeout value (default 30s) will be over-written to a higher value (60s) * and max_sectors value will be over-written to 512. It also sets queue depth * to host->cmd_per_lun value * * Return value: * 0 on success */ static int pmcraid_slave_configure(struct scsi_device *scsi_dev) { struct pmcraid_resource_entry *res = scsi_dev->hostdata; if (!res) return 0; /* LLD exposes VSETs and Enclosure devices only */ if (RES_IS_GSCSI(res->cfg_entry) && scsi_dev->type != TYPE_ENCLOSURE) return -ENXIO; pmcraid_info("configuring %x:%x:%x:%x\n", scsi_dev->host->unique_id, scsi_dev->channel, scsi_dev->id, (u8)scsi_dev->lun); if (RES_IS_GSCSI(res->cfg_entry)) { scsi_dev->allow_restart = 1; } else if (RES_IS_VSET(res->cfg_entry)) { scsi_dev->allow_restart = 1; blk_queue_rq_timeout(scsi_dev->request_queue, PMCRAID_VSET_IO_TIMEOUT); blk_queue_max_hw_sectors(scsi_dev->request_queue, PMCRAID_VSET_MAX_SECTORS); } /* * We never want to report TCQ support for these types of devices. */ if (!RES_IS_GSCSI(res->cfg_entry) && !RES_IS_VSET(res->cfg_entry)) scsi_dev->tagged_supported = 0; return 0; } /** * pmcraid_slave_destroy - Unconfigure a SCSI device before removing it * * @scsi_dev: scsi device struct * * This is called by mid-layer before removing a device. Pointer assignments * done in pmcraid_slave_alloc will be reset to NULL here. * * Return value * none */ static void pmcraid_slave_destroy(struct scsi_device *scsi_dev) { struct pmcraid_resource_entry *res; res = (struct pmcraid_resource_entry *)scsi_dev->hostdata; if (res) res->scsi_dev = NULL; scsi_dev->hostdata = NULL; } /** * pmcraid_change_queue_depth - Change the device's queue depth * @scsi_dev: scsi device struct * @depth: depth to set * * Return value * actual depth set */ static int pmcraid_change_queue_depth(struct scsi_device *scsi_dev, int depth) { if (depth > PMCRAID_MAX_CMD_PER_LUN) depth = PMCRAID_MAX_CMD_PER_LUN; return scsi_change_queue_depth(scsi_dev, depth); } /** * pmcraid_init_cmdblk - initializes a command block * * @cmd: pointer to struct pmcraid_cmd to be initialized * @index: if >=0 first time initialization; otherwise reinitialization * * Return Value * None */ static void pmcraid_init_cmdblk(struct pmcraid_cmd *cmd, int index) { struct pmcraid_ioarcb *ioarcb = &(cmd->ioa_cb->ioarcb); dma_addr_t dma_addr = cmd->ioa_cb_bus_addr; if (index >= 0) { /* first time initialization (called from probe) */ u32 ioasa_offset = offsetof(struct pmcraid_control_block, ioasa); cmd->index = index; ioarcb->response_handle = cpu_to_le32(index << 2); ioarcb->ioarcb_bus_addr = cpu_to_le64(dma_addr); ioarcb->ioasa_bus_addr = cpu_to_le64(dma_addr + ioasa_offset); ioarcb->ioasa_len = cpu_to_le16(sizeof(struct pmcraid_ioasa)); } else { /* re-initialization of various lengths, called once command is * processed by IOA */ memset(&cmd->ioa_cb->ioarcb.cdb, 0, PMCRAID_MAX_CDB_LEN); ioarcb->hrrq_id = 0; ioarcb->request_flags0 = 0; ioarcb->request_flags1 = 0; ioarcb->cmd_timeout = 0; ioarcb->ioarcb_bus_addr &= cpu_to_le64(~0x1FULL); ioarcb->ioadl_bus_addr = 0; ioarcb->ioadl_length = 0; ioarcb->data_transfer_length = 0; ioarcb->add_cmd_param_length = 0; ioarcb->add_cmd_param_offset = 0; cmd->ioa_cb->ioasa.ioasc = 0; cmd->ioa_cb->ioasa.residual_data_length = 0; cmd->time_left = 0; } cmd->cmd_done = NULL; cmd->scsi_cmd = NULL; cmd->release = 0; cmd->completion_req = 0; cmd->sense_buffer = NULL; cmd->sense_buffer_dma = 0; cmd->dma_handle = 0; timer_setup(&cmd->timer, NULL, 0); } /** * pmcraid_reinit_cmdblk - reinitialize a command block * * @cmd: pointer to struct pmcraid_cmd to be reinitialized * * Return Value * None */ static void pmcraid_reinit_cmdblk(struct pmcraid_cmd *cmd) { pmcraid_init_cmdblk(cmd, -1); } /** * pmcraid_get_free_cmd - get a free cmd block from command block pool * @pinstance: adapter instance structure * * Return Value: * returns pointer to cmd block or NULL if no blocks are available */ static struct pmcraid_cmd *pmcraid_get_free_cmd( struct pmcraid_instance *pinstance ) { struct pmcraid_cmd *cmd = NULL; unsigned long lock_flags; /* free cmd block list is protected by free_pool_lock */ spin_lock_irqsave(&pinstance->free_pool_lock, lock_flags); if (!list_empty(&pinstance->free_cmd_pool)) { cmd = list_entry(pinstance->free_cmd_pool.next, struct pmcraid_cmd, free_list); list_del(&cmd->free_list); } spin_unlock_irqrestore(&pinstance->free_pool_lock, lock_flags); /* Initialize the command block before giving it the caller */ if (cmd != NULL) pmcraid_reinit_cmdblk(cmd); return cmd; } /** * pmcraid_return_cmd - return a completed command block back into free pool * @cmd: pointer to the command block * * Return Value: * nothing */ static void pmcraid_return_cmd(struct pmcraid_cmd *cmd) { struct pmcraid_instance *pinstance = cmd->drv_inst; unsigned long lock_flags; spin_lock_irqsave(&pinstance->free_pool_lock, lock_flags); list_add_tail(&cmd->free_list, &pinstance->free_cmd_pool); spin_unlock_irqrestore(&pinstance->free_pool_lock, lock_flags); } /** * pmcraid_read_interrupts - reads IOA interrupts * * @pinstance: pointer to adapter instance structure * * Return value * interrupts read from IOA */ static u32 pmcraid_read_interrupts(struct pmcraid_instance *pinstance) { return (pinstance->interrupt_mode) ? ioread32(pinstance->int_regs.ioa_host_msix_interrupt_reg) : ioread32(pinstance->int_regs.ioa_host_interrupt_reg); } /** * pmcraid_disable_interrupts - Masks and clears all specified interrupts * * @pinstance: pointer to per adapter instance structure * @intrs: interrupts to disable * * Return Value * None */ static void pmcraid_disable_interrupts( struct pmcraid_instance *pinstance, u32 intrs ) { u32 gmask = ioread32(pinstance->int_regs.global_interrupt_mask_reg); u32 nmask = gmask | GLOBAL_INTERRUPT_MASK; iowrite32(intrs, pinstance->int_regs.ioa_host_interrupt_clr_reg); iowrite32(nmask, pinstance->int_regs.global_interrupt_mask_reg); ioread32(pinstance->int_regs.global_interrupt_mask_reg); if (!pinstance->interrupt_mode) { iowrite32(intrs, pinstance->int_regs.ioa_host_interrupt_mask_reg); ioread32(pinstance->int_regs.ioa_host_interrupt_mask_reg); } } /** * pmcraid_enable_interrupts - Enables specified interrupts * * @pinstance: pointer to per adapter instance structure * @intrs: interrupts to enable * * Return Value * None */ static void pmcraid_enable_interrupts( struct pmcraid_instance *pinstance, u32 intrs) { u32 gmask = ioread32(pinstance->int_regs.global_interrupt_mask_reg); u32 nmask = gmask & (~GLOBAL_INTERRUPT_MASK); iowrite32(nmask, pinstance->int_regs.global_interrupt_mask_reg); if (!pinstance->interrupt_mode) { iowrite32(~intrs, pinstance->int_regs.ioa_host_interrupt_mask_reg); ioread32(pinstance->int_regs.ioa_host_interrupt_mask_reg); } pmcraid_info("enabled interrupts global mask = %x intr_mask = %x\n", ioread32(pinstance->int_regs.global_interrupt_mask_reg), ioread32(pinstance->int_regs.ioa_host_interrupt_mask_reg)); } /** * pmcraid_clr_trans_op - clear trans to op interrupt * * @pinstance: pointer to per adapter instance structure * * Return Value * None */ static void pmcraid_clr_trans_op( struct pmcraid_instance *pinstance ) { unsigned long lock_flags; if (!pinstance->interrupt_mode) { iowrite32(INTRS_TRANSITION_TO_OPERATIONAL, pinstance->int_regs.ioa_host_interrupt_mask_reg); ioread32(pinstance->int_regs.ioa_host_interrupt_mask_reg); iowrite32(INTRS_TRANSITION_TO_OPERATIONAL, pinstance->int_regs.ioa_host_interrupt_clr_reg); ioread32(pinstance->int_regs.ioa_host_interrupt_clr_reg); } if (pinstance->reset_cmd != NULL) { del_timer(&pinstance->reset_cmd->timer); spin_lock_irqsave( pinstance->host->host_lock, lock_flags); pinstance->reset_cmd->cmd_done(pinstance->reset_cmd); spin_unlock_irqrestore( pinstance->host->host_lock, lock_flags); } } /** * pmcraid_reset_type - Determine the required reset type * @pinstance: pointer to adapter instance structure * * IOA requires hard reset if any of the following conditions is true. * 1. If HRRQ valid interrupt is not masked * 2. IOA reset alert doorbell is set * 3. If there are any error interrupts */ static void pmcraid_reset_type(struct pmcraid_instance *pinstance) { u32 mask; u32 intrs; u32 alerts; mask = ioread32(pinstance->int_regs.ioa_host_interrupt_mask_reg); intrs = ioread32(pinstance->int_regs.ioa_host_interrupt_reg); alerts = ioread32(pinstance->int_regs.host_ioa_interrupt_reg); if ((mask & INTRS_HRRQ_VALID) == 0 || (alerts & DOORBELL_IOA_RESET_ALERT) || (intrs & PMCRAID_ERROR_INTERRUPTS)) { pmcraid_info("IOA requires hard reset\n"); pinstance->ioa_hard_reset = 1; } /* If unit check is active, trigger the dump */ if (intrs & INTRS_IOA_UNIT_CHECK) pinstance->ioa_unit_check = 1; } static void pmcraid_ioa_reset(struct pmcraid_cmd *); /** * pmcraid_bist_done - completion function for PCI BIST * @t: pointer to reset command * Return Value * none */ static void pmcraid_bist_done(struct timer_list *t) { struct pmcraid_cmd *cmd = from_timer(cmd, t, timer); struct pmcraid_instance *pinstance = cmd->drv_inst; unsigned long lock_flags; int rc; u16 pci_reg; rc = pci_read_config_word(pinstance->pdev, PCI_COMMAND, &pci_reg); /* If PCI config space can't be accessed wait for another two secs */ if ((rc != PCIBIOS_SUCCESSFUL || (!(pci_reg & PCI_COMMAND_MEMORY))) && cmd->time_left > 0) { pmcraid_info("BIST not complete, waiting another 2 secs\n"); cmd->timer.expires = jiffies + cmd->time_left; cmd->time_left = 0; add_timer(&cmd->timer); } else { cmd->time_left = 0; pmcraid_info("BIST is complete, proceeding with reset\n"); spin_lock_irqsave(pinstance->host->host_lock, lock_flags); pmcraid_ioa_reset(cmd); spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags); } } /** * pmcraid_start_bist - starts BIST * @cmd: pointer to reset cmd * Return Value * none */ static void pmcraid_start_bist(struct pmcraid_cmd *cmd) { struct pmcraid_instance *pinstance = cmd->drv_inst; u32 doorbells, intrs; /* proceed with bist and wait for 2 seconds */ iowrite32(DOORBELL_IOA_START_BIST, pinstance->int_regs.host_ioa_interrupt_reg); doorbells = ioread32(pinstance->int_regs.host_ioa_interrupt_reg); intrs = ioread32(pinstance->int_regs.ioa_host_interrupt_reg); pmcraid_info("doorbells after start bist: %x intrs: %x\n", doorbells, intrs); cmd->time_left = msecs_to_jiffies(PMCRAID_BIST_TIMEOUT); cmd->timer.expires = jiffies + msecs_to_jiffies(PMCRAID_BIST_TIMEOUT); cmd->timer.function = pmcraid_bist_done; add_timer(&cmd->timer); } /** * pmcraid_reset_alert_done - completion routine for reset_alert * @t: pointer to command block used in reset sequence * Return value * None */ static void pmcraid_reset_alert_done(struct timer_list *t) { struct pmcraid_cmd *cmd = from_timer(cmd, t, timer); struct pmcraid_instance *pinstance = cmd->drv_inst; u32 status = ioread32(pinstance->ioa_status); unsigned long lock_flags; /* if the critical operation in progress bit is set or the wait times * out, invoke reset engine to proceed with hard reset. If there is * some more time to wait, restart the timer */ if (((status & INTRS_CRITICAL_OP_IN_PROGRESS) == 0) || cmd->time_left <= 0) { pmcraid_info("critical op is reset proceeding with reset\n"); spin_lock_irqsave(pinstance->host->host_lock, lock_flags); pmcraid_ioa_reset(cmd); spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags); } else { pmcraid_info("critical op is not yet reset waiting again\n"); /* restart timer if some more time is available to wait */ cmd->time_left -= PMCRAID_CHECK_FOR_RESET_TIMEOUT; cmd->timer.expires = jiffies + PMCRAID_CHECK_FOR_RESET_TIMEOUT; cmd->timer.function = pmcraid_reset_alert_done; add_timer(&cmd->timer); } } static void pmcraid_notify_ioastate(struct pmcraid_instance *, u32); /** * pmcraid_reset_alert - alerts IOA for a possible reset * @cmd: command block to be used for reset sequence. * * Return Value * returns 0 if pci config-space is accessible and RESET_DOORBELL is * successfully written to IOA. Returns non-zero in case pci_config_space * is not accessible */ static void pmcraid_reset_alert(struct pmcraid_cmd *cmd) { struct pmcraid_instance *pinstance = cmd->drv_inst; u32 doorbells; int rc; u16 pci_reg; /* If we are able to access IOA PCI config space, alert IOA that we are * going to reset it soon. This enables IOA to preserv persistent error * data if any. In case memory space is not accessible, proceed with * BIST or slot_reset */ rc = pci_read_config_word(pinstance->pdev, PCI_COMMAND, &pci_reg); if ((rc == PCIBIOS_SUCCESSFUL) && (pci_reg & PCI_COMMAND_MEMORY)) { /* wait for IOA permission i.e until CRITICAL_OPERATION bit is * reset IOA doesn't generate any interrupts when CRITICAL * OPERATION bit is reset. A timer is started to wait for this * bit to be reset. */ cmd->time_left = PMCRAID_RESET_TIMEOUT; cmd->timer.expires = jiffies + PMCRAID_CHECK_FOR_RESET_TIMEOUT; cmd->timer.function = pmcraid_reset_alert_done; add_timer(&cmd->timer); iowrite32(DOORBELL_IOA_RESET_ALERT, pinstance->int_regs.host_ioa_interrupt_reg); doorbells = ioread32(pinstance->int_regs.host_ioa_interrupt_reg); pmcraid_info("doorbells after reset alert: %x\n", doorbells); } else { pmcraid_info("PCI config is not accessible starting BIST\n"); pinstance->ioa_state = IOA_STATE_IN_HARD_RESET; pmcraid_start_bist(cmd); } } /** * pmcraid_timeout_handler - Timeout handler for internally generated ops * * @t: pointer to command structure, that got timedout * * This function blocks host requests and initiates an adapter reset. * * Return value: * None */ static void pmcraid_timeout_handler(struct timer_list *t) { struct pmcraid_cmd *cmd = from_timer(cmd, t, timer); struct pmcraid_instance *pinstance = cmd->drv_inst; unsigned long lock_flags; dev_info(&pinstance->pdev->dev, "Adapter being reset due to cmd(CDB[0] = %x) timeout\n", cmd->ioa_cb->ioarcb.cdb[0]); /* Command timeouts result in hard reset sequence. The command that got * timed out may be the one used as part of reset sequence. In this * case restart reset sequence using the same command block even if * reset is in progress. Otherwise fail this command and get a free * command block to restart the reset sequence. */ spin_lock_irqsave(pinstance->host->host_lock, lock_flags); if (!pinstance->ioa_reset_in_progress) { pinstance->ioa_reset_attempts = 0; cmd = pmcraid_get_free_cmd(pinstance); /* If we are out of command blocks, just return here itself. * Some other command's timeout handler can do the reset job */ if (cmd == NULL) { spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags); pmcraid_err("no free cmnd block for timeout handler\n"); return; } pinstance->reset_cmd = cmd; pinstance->ioa_reset_in_progress = 1; } else { pmcraid_info("reset is already in progress\n"); if (pinstance->reset_cmd != cmd) { /* This command should have been given to IOA, this * command will be completed by fail_outstanding_cmds * anyway */ pmcraid_err("cmd is pending but reset in progress\n"); } /* If this command was being used as part of the reset * sequence, set cmd_done pointer to pmcraid_ioa_reset. This * causes fail_outstanding_commands not to return the command * block back to free pool */ if (cmd == pinstance->reset_cmd) cmd->cmd_done = pmcraid_ioa_reset; } /* Notify apps of important IOA bringup/bringdown sequences */ if (pinstance->scn.ioa_state != PMC_DEVICE_EVENT_RESET_START && pinstance->scn.ioa_state != PMC_DEVICE_EVENT_SHUTDOWN_START) pmcraid_notify_ioastate(pinstance, PMC_DEVICE_EVENT_RESET_START); pinstance->ioa_state = IOA_STATE_IN_RESET_ALERT; scsi_block_requests(pinstance->host); pmcraid_reset_alert(cmd); spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags); } /** * pmcraid_internal_done - completion routine for internally generated cmds * * @cmd: command that got response from IOA * * Return Value: * none */ static void pmcraid_internal_done(struct pmcraid_cmd *cmd) { pmcraid_info("response internal cmd CDB[0] = %x ioasc = %x\n", cmd->ioa_cb->ioarcb.cdb[0], le32_to_cpu(cmd->ioa_cb->ioasa.ioasc)); /* Some of the internal commands are sent with callers blocking for the * response. Same will be indicated as part of cmd->completion_req * field. Response path needs to wake up any waiters waiting for cmd * completion if this flag is set. */ if (cmd->completion_req) { cmd->completion_req = 0; complete(&cmd->wait_for_completion); } /* most of the internal commands are completed by caller itself, so * no need to return the command block back to free pool until we are * required to do so (e.g once done with initialization). */ if (cmd->release) { cmd->release = 0; pmcraid_return_cmd(cmd); } } /** * pmcraid_reinit_cfgtable_done - done function for cfg table reinitialization * * @cmd: command that got response from IOA * * This routine is called after driver re-reads configuration table due to a * lost CCN. It returns the command block back to free pool and schedules * worker thread to add/delete devices into the system. * * Return Value: * none */ static void pmcraid_reinit_cfgtable_done(struct pmcraid_cmd *cmd) { pmcraid_info("response internal cmd CDB[0] = %x ioasc = %x\n", cmd->ioa_cb->ioarcb.cdb[0], le32_to_cpu(cmd->ioa_cb->ioasa.ioasc)); if (cmd->release) { cmd->release = 0; pmcraid_return_cmd(cmd); } pmcraid_info("scheduling worker for config table reinitialization\n"); schedule_work(&cmd->drv_inst->worker_q); } /** * pmcraid_erp_done - Process completion of SCSI error response from device * @cmd: pmcraid_command * * This function copies the sense buffer into the scsi_cmd struct and completes * scsi_cmd by calling scsi_done function. * * Return value: * none */ static void pmcraid_erp_done(struct pmcraid_cmd *cmd) { struct scsi_cmnd *scsi_cmd = cmd->scsi_cmd; struct pmcraid_instance *pinstance = cmd->drv_inst; u32 ioasc = le32_to_cpu(cmd->ioa_cb->ioasa.ioasc); if (PMCRAID_IOASC_SENSE_KEY(ioasc) > 0) { scsi_cmd->result |= (DID_ERROR << 16); scmd_printk(KERN_INFO, scsi_cmd, "command CDB[0] = %x failed with IOASC: 0x%08X\n", cmd->ioa_cb->ioarcb.cdb[0], ioasc); } if (cmd->sense_buffer) { dma_unmap_single(&pinstance->pdev->dev, cmd->sense_buffer_dma, SCSI_SENSE_BUFFERSIZE, DMA_FROM_DEVICE); cmd->sense_buffer = NULL; cmd->sense_buffer_dma = 0; } scsi_dma_unmap(scsi_cmd); pmcraid_return_cmd(cmd); scsi_done(scsi_cmd); } /** * _pmcraid_fire_command - sends an IOA command to adapter * * This function adds the given block into pending command list * and returns without waiting * * @cmd : command to be sent to the device * * Return Value * None */ static void _pmcraid_fire_command(struct pmcraid_cmd *cmd) { struct pmcraid_instance *pinstance = cmd->drv_inst; unsigned long lock_flags; /* Add this command block to pending cmd pool. We do this prior to * writting IOARCB to ioarrin because IOA might complete the command * by the time we are about to add it to the list. Response handler * (isr/tasklet) looks for cmd block in the pending pending list. */ spin_lock_irqsave(&pinstance->pending_pool_lock, lock_flags); list_add_tail(&cmd->free_list, &pinstance->pending_cmd_pool); spin_unlock_irqrestore(&pinstance->pending_pool_lock, lock_flags); atomic_inc(&pinstance->outstanding_cmds); /* driver writes lower 32-bit value of IOARCB address only */ mb(); iowrite32(le64_to_cpu(cmd->ioa_cb->ioarcb.ioarcb_bus_addr), pinstance->ioarrin); } /** * pmcraid_send_cmd - fires a command to IOA * * This function also sets up timeout function, and command completion * function * * @cmd: pointer to the command block to be fired to IOA * @cmd_done: command completion function, called once IOA responds * @timeout: timeout to wait for this command completion * @timeout_func: timeout handler * * Return value * none */ static void pmcraid_send_cmd( struct pmcraid_cmd *cmd, void (*cmd_done) (struct pmcraid_cmd *), unsigned long timeout, void (*timeout_func) (struct timer_list *) ) { /* initialize done function */ cmd->cmd_done = cmd_done; if (timeout_func) { /* setup timeout handler */ cmd->timer.expires = jiffies + timeout; cmd->timer.function = timeout_func; add_timer(&cmd->timer); } /* fire the command to IOA */ _pmcraid_fire_command(cmd); } /** * pmcraid_ioa_shutdown_done - completion function for IOA shutdown command * @cmd: pointer to the command block used for sending IOA shutdown command * * Return value * None */ static void pmcraid_ioa_shutdown_done(struct pmcraid_cmd *cmd) { struct pmcraid_instance *pinstance = cmd->drv_inst; unsigned long lock_flags; spin_lock_irqsave(pinstance->host->host_lock, lock_flags); pmcraid_ioa_reset(cmd); spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags); } /** * pmcraid_ioa_shutdown - sends SHUTDOWN command to ioa * * @cmd: pointer to the command block used as part of reset sequence * * Return Value * None */ static void pmcraid_ioa_shutdown(struct pmcraid_cmd *cmd) { pmcraid_info("response for Cancel CCN CDB[0] = %x ioasc = %x\n", cmd->ioa_cb->ioarcb.cdb[0], le32_to_cpu(cmd->ioa_cb->ioasa.ioasc)); /* Note that commands sent during reset require next command to be sent * to IOA. Hence reinit the done function as well as timeout function */ pmcraid_reinit_cmdblk(cmd); cmd->ioa_cb->ioarcb.request_type = REQ_TYPE_IOACMD; cmd->ioa_cb->ioarcb.resource_handle = cpu_to_le32(PMCRAID_IOA_RES_HANDLE); cmd->ioa_cb->ioarcb.cdb[0] = PMCRAID_IOA_SHUTDOWN; cmd->ioa_cb->ioarcb.cdb[1] = PMCRAID_SHUTDOWN_NORMAL; /* fire shutdown command to hardware. */ pmcraid_info("firing normal shutdown command (%d) to IOA\n", le32_to_cpu(cmd->ioa_cb->ioarcb.response_handle)); pmcraid_notify_ioastate(cmd->drv_inst, PMC_DEVICE_EVENT_SHUTDOWN_START); pmcraid_send_cmd(cmd, pmcraid_ioa_shutdown_done, PMCRAID_SHUTDOWN_TIMEOUT, pmcraid_timeout_handler); } static void pmcraid_querycfg(struct pmcraid_cmd *); /** * pmcraid_get_fwversion_done - completion function for get_fwversion * * @cmd: pointer to command block used to send INQUIRY command * * Return Value * none */ static void pmcraid_get_fwversion_done(struct pmcraid_cmd *cmd) { struct pmcraid_instance *pinstance = cmd->drv_inst; u32 ioasc = le32_to_cpu(cmd->ioa_cb->ioasa.ioasc); unsigned long lock_flags; /* configuration table entry size depends on firmware version. If fw * version is not known, it is not possible to interpret IOA config * table */ if (ioasc) { pmcraid_err("IOA Inquiry failed with %x\n", ioasc); spin_lock_irqsave(pinstance->host->host_lock, lock_flags); pinstance->ioa_state = IOA_STATE_IN_RESET_ALERT; pmcraid_reset_alert(cmd); spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags); } else { pmcraid_querycfg(cmd); } } /** * pmcraid_get_fwversion - reads firmware version information * * @cmd: pointer to command block used to send INQUIRY command * * Return Value * none */ static void pmcraid_get_fwversion(struct pmcraid_cmd *cmd) { struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb; struct pmcraid_ioadl_desc *ioadl; struct pmcraid_instance *pinstance = cmd->drv_inst; u16 data_size = sizeof(struct pmcraid_inquiry_data); pmcraid_reinit_cmdblk(cmd); ioarcb->request_type = REQ_TYPE_SCSI; ioarcb->resource_handle = cpu_to_le32(PMCRAID_IOA_RES_HANDLE); ioarcb->cdb[0] = INQUIRY; ioarcb->cdb[1] = 1; ioarcb->cdb[2] = 0xD0; ioarcb->cdb[3] = (data_size >> 8) & 0xFF; ioarcb->cdb[4] = data_size & 0xFF; /* Since entire inquiry data it can be part of IOARCB itself */ ioarcb->ioadl_bus_addr = cpu_to_le64((cmd->ioa_cb_bus_addr) + offsetof(struct pmcraid_ioarcb, add_data.u.ioadl[0])); ioarcb->ioadl_length = cpu_to_le32(sizeof(struct pmcraid_ioadl_desc)); ioarcb->ioarcb_bus_addr &= cpu_to_le64(~(0x1FULL)); ioarcb->request_flags0 |= NO_LINK_DESCS; ioarcb->data_transfer_length = cpu_to_le32(data_size); ioadl = &(ioarcb->add_data.u.ioadl[0]); ioadl->flags = IOADL_FLAGS_LAST_DESC; ioadl->address = cpu_to_le64(pinstance->inq_data_baddr); ioadl->data_len = cpu_to_le32(data_size); pmcraid_send_cmd(cmd, pmcraid_get_fwversion_done, PMCRAID_INTERNAL_TIMEOUT, pmcraid_timeout_handler); } /** * pmcraid_identify_hrrq - registers host rrq buffers with IOA * @cmd: pointer to command block to be used for identify hrrq * * Return Value * none */ static void pmcraid_identify_hrrq(struct pmcraid_cmd *cmd) { struct pmcraid_instance *pinstance = cmd->drv_inst; struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb; int index = cmd->hrrq_index; __be64 hrrq_addr = cpu_to_be64(pinstance->hrrq_start_bus_addr[index]); __be32 hrrq_size = cpu_to_be32(sizeof(u32) * PMCRAID_MAX_CMD); void (*done_function)(struct pmcraid_cmd *); pmcraid_reinit_cmdblk(cmd); cmd->hrrq_index = index + 1; if (cmd->hrrq_index < pinstance->num_hrrq) { done_function = pmcraid_identify_hrrq; } else { cmd->hrrq_index = 0; done_function = pmcraid_get_fwversion; } /* Initialize ioarcb */ ioarcb->request_type = REQ_TYPE_IOACMD; ioarcb->resource_handle = cpu_to_le32(PMCRAID_IOA_RES_HANDLE); /* initialize the hrrq number where IOA will respond to this command */ ioarcb->hrrq_id = index; ioarcb->cdb[0] = PMCRAID_IDENTIFY_HRRQ; ioarcb->cdb[1] = index; /* IOA expects 64-bit pci address to be written in B.E format * (i.e cdb[2]=MSByte..cdb[9]=LSB. */ pmcraid_info("HRRQ_IDENTIFY with hrrq:ioarcb:index => %llx:%llx:%x\n", hrrq_addr, ioarcb->ioarcb_bus_addr, index); memcpy(&(ioarcb->cdb[2]), &hrrq_addr, sizeof(hrrq_addr)); memcpy(&(ioarcb->cdb[10]), &hrrq_size, sizeof(hrrq_size)); /* Subsequent commands require HRRQ identification to be successful. * Note that this gets called even during reset from SCSI mid-layer * or tasklet */ pmcraid_send_cmd(cmd, done_function, PMCRAID_INTERNAL_TIMEOUT, pmcraid_timeout_handler); } static void pmcraid_process_ccn(struct pmcraid_cmd *cmd); static void pmcraid_process_ldn(struct pmcraid_cmd *cmd); /** * pmcraid_send_hcam_cmd - send an initialized command block(HCAM) to IOA * * @cmd: initialized command block pointer * * Return Value * none */ static void pmcraid_send_hcam_cmd(struct pmcraid_cmd *cmd) { if (cmd->ioa_cb->ioarcb.cdb[1] == PMCRAID_HCAM_CODE_CONFIG_CHANGE) atomic_set(&(cmd->drv_inst->ccn.ignore), 0); else atomic_set(&(cmd->drv_inst->ldn.ignore), 0); pmcraid_send_cmd(cmd, cmd->cmd_done, 0, NULL); } /** * pmcraid_init_hcam - send an initialized command block(HCAM) to IOA * * @pinstance: pointer to adapter instance structure * @type: HCAM type * * Return Value * pointer to initialized pmcraid_cmd structure or NULL */ static struct pmcraid_cmd *pmcraid_init_hcam ( struct pmcraid_instance *pinstance, u8 type ) { struct pmcraid_cmd *cmd; struct pmcraid_ioarcb *ioarcb; struct pmcraid_ioadl_desc *ioadl; struct pmcraid_hostrcb *hcam; void (*cmd_done) (struct pmcraid_cmd *); dma_addr_t dma; int rcb_size; cmd = pmcraid_get_free_cmd(pinstance); if (!cmd) { pmcraid_err("no free command blocks for hcam\n"); return cmd; } if (type == PMCRAID_HCAM_CODE_CONFIG_CHANGE) { rcb_size = sizeof(struct pmcraid_hcam_ccn_ext); cmd_done = pmcraid_process_ccn; dma = pinstance->ccn.baddr + PMCRAID_AEN_HDR_SIZE; hcam = &pinstance->ccn; } else { rcb_size = sizeof(struct pmcraid_hcam_ldn); cmd_done = pmcraid_process_ldn; dma = pinstance->ldn.baddr + PMCRAID_AEN_HDR_SIZE; hcam = &pinstance->ldn; } /* initialize command pointer used for HCAM registration */ hcam->cmd = cmd; ioarcb = &cmd->ioa_cb->ioarcb; ioarcb->ioadl_bus_addr = cpu_to_le64((cmd->ioa_cb_bus_addr) + offsetof(struct pmcraid_ioarcb, add_data.u.ioadl[0])); ioarcb->ioadl_length = cpu_to_le32(sizeof(struct pmcraid_ioadl_desc)); ioadl = ioarcb->add_data.u.ioadl; /* Initialize ioarcb */ ioarcb->request_type = REQ_TYPE_HCAM; ioarcb->resource_handle = cpu_to_le32(PMCRAID_IOA_RES_HANDLE); ioarcb->cdb[0] = PMCRAID_HOST_CONTROLLED_ASYNC; ioarcb->cdb[1] = type; ioarcb->cdb[7] = (rcb_size >> 8) & 0xFF; ioarcb->cdb[8] = (rcb_size) & 0xFF; ioarcb->data_transfer_length = cpu_to_le32(rcb_size); ioadl[0].flags |= IOADL_FLAGS_READ_LAST; ioadl[0].data_len = cpu_to_le32(rcb_size); ioadl[0].address = cpu_to_le64(dma); cmd->cmd_done = cmd_done; return cmd; } /** * pmcraid_send_hcam - Send an HCAM to IOA * @pinstance: ioa config struct * @type: HCAM type * * This function will send a Host Controlled Async command to IOA. * * Return value: * none */ static void pmcraid_send_hcam(struct pmcraid_instance *pinstance, u8 type) { struct pmcraid_cmd *cmd = pmcraid_init_hcam(pinstance, type); pmcraid_send_hcam_cmd(cmd); } /** * pmcraid_prepare_cancel_cmd - prepares a command block to abort another * * @cmd: pointer to cmd that is used as cancelling command * @cmd_to_cancel: pointer to the command that needs to be cancelled */ static void pmcraid_prepare_cancel_cmd( struct pmcraid_cmd *cmd, struct pmcraid_cmd *cmd_to_cancel ) { struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb; __be64 ioarcb_addr; /* IOARCB address of the command to be cancelled is given in * cdb[2]..cdb[9] is Big-Endian format. Note that length bits in * IOARCB address are not masked. */ ioarcb_addr = cpu_to_be64(le64_to_cpu(cmd_to_cancel->ioa_cb->ioarcb.ioarcb_bus_addr)); /* Get the resource handle to where the command to be aborted has been * sent. */ ioarcb->resource_handle = cmd_to_cancel->ioa_cb->ioarcb.resource_handle; ioarcb->request_type = REQ_TYPE_IOACMD; memset(ioarcb->cdb, 0, PMCRAID_MAX_CDB_LEN); ioarcb->cdb[0] = PMCRAID_ABORT_CMD; memcpy(&(ioarcb->cdb[2]), &ioarcb_addr, sizeof(ioarcb_addr)); } /** * pmcraid_cancel_hcam - sends ABORT task to abort a given HCAM * * @cmd: command to be used as cancelling command * @type: HCAM type * @cmd_done: op done function for the cancelling command */ static void pmcraid_cancel_hcam( struct pmcraid_cmd *cmd, u8 type, void (*cmd_done) (struct pmcraid_cmd *) ) { struct pmcraid_instance *pinstance; struct pmcraid_hostrcb *hcam; pinstance = cmd->drv_inst; hcam = (type == PMCRAID_HCAM_CODE_LOG_DATA) ? &pinstance->ldn : &pinstance->ccn; /* prepare for cancelling previous hcam command. If the HCAM is * currently not pending with IOA, we would have hcam->cmd as non-null */ if (hcam->cmd == NULL) return; pmcraid_prepare_cancel_cmd(cmd, hcam->cmd); /* writing to IOARRIN must be protected by host_lock, as mid-layer * schedule queuecommand while we are doing this */ pmcraid_send_cmd(cmd, cmd_done, PMCRAID_INTERNAL_TIMEOUT, pmcraid_timeout_handler); } /** * pmcraid_cancel_ccn - cancel CCN HCAM already registered with IOA * * @cmd: command block to be used for cancelling the HCAM */ static void pmcraid_cancel_ccn(struct pmcraid_cmd *cmd) { pmcraid_info("response for Cancel LDN CDB[0] = %x ioasc = %x\n", cmd->ioa_cb->ioarcb.cdb[0], le32_to_cpu(cmd->ioa_cb->ioasa.ioasc)); pmcraid_reinit_cmdblk(cmd); pmcraid_cancel_hcam(cmd, PMCRAID_HCAM_CODE_CONFIG_CHANGE, pmcraid_ioa_shutdown); } /** * pmcraid_cancel_ldn - cancel LDN HCAM already registered with IOA * * @cmd: command block to be used for cancelling the HCAM */ static void pmcraid_cancel_ldn(struct pmcraid_cmd *cmd) { pmcraid_cancel_hcam(cmd, PMCRAID_HCAM_CODE_LOG_DATA, pmcraid_cancel_ccn); } /** * pmcraid_expose_resource - check if the resource can be exposed to OS * * @fw_version: firmware version code * @cfgte: pointer to configuration table entry of the resource * * Return value: * true if resource can be added to midlayer, false(0) otherwise */ static int pmcraid_expose_resource(u16 fw_version, struct pmcraid_config_table_entry *cfgte) { int retval = 0; if (cfgte->resource_type == RES_TYPE_VSET) { if (fw_version <= PMCRAID_FW_VERSION_1) retval = ((cfgte->unique_flags1 & 0x80) == 0); else retval = ((cfgte->unique_flags0 & 0x80) == 0 && (cfgte->unique_flags1 & 0x80) == 0); } else if (cfgte->resource_type == RES_TYPE_GSCSI) retval = (RES_BUS(cfgte->resource_address) != PMCRAID_VIRTUAL_ENCL_BUS_ID); return retval; } /* attributes supported by pmcraid_event_family */ enum { PMCRAID_AEN_ATTR_UNSPEC, PMCRAID_AEN_ATTR_EVENT, __PMCRAID_AEN_ATTR_MAX, }; #define PMCRAID_AEN_ATTR_MAX (__PMCRAID_AEN_ATTR_MAX - 1) /* commands supported by pmcraid_event_family */ enum { PMCRAID_AEN_CMD_UNSPEC, PMCRAID_AEN_CMD_EVENT, __PMCRAID_AEN_CMD_MAX, }; #define PMCRAID_AEN_CMD_MAX (__PMCRAID_AEN_CMD_MAX - 1) static struct genl_multicast_group pmcraid_mcgrps[] = { { .name = "events", /* not really used - see ID discussion below */ }, }; static struct genl_family pmcraid_event_family __ro_after_init = { .module = THIS_MODULE, .name = "pmcraid", .version = 1, .maxattr = PMCRAID_AEN_ATTR_MAX, .mcgrps = pmcraid_mcgrps, .n_mcgrps = ARRAY_SIZE(pmcraid_mcgrps), }; /** * pmcraid_netlink_init - registers pmcraid_event_family * * Return value: * 0 if the pmcraid_event_family is successfully registered * with netlink generic, non-zero otherwise */ static int __init pmcraid_netlink_init(void) { int result; result = genl_register_family(&pmcraid_event_family); if (result) return result; pmcraid_info("registered NETLINK GENERIC group: %d\n", pmcraid_event_family.id); return result; } /** * pmcraid_netlink_release - unregisters pmcraid_event_family * * Return value: * none */ static void pmcraid_netlink_release(void) { genl_unregister_family(&pmcraid_event_family); } /* * pmcraid_notify_aen - sends event msg to user space application * @pinstance: pointer to adapter instance structure * * Return value: * 0 if success, error value in case of any failure. */ static int pmcraid_notify_aen( struct pmcraid_instance *pinstance, struct pmcraid_aen_msg *aen_msg, u32 data_size) { struct sk_buff *skb; void *msg_header; u32 total_size, nla_genl_hdr_total_size; int result; aen_msg->hostno = (pinstance->host->unique_id << 16 | MINOR(pinstance->cdev.dev)); aen_msg->length = data_size; data_size += sizeof(*aen_msg); total_size = nla_total_size(data_size); /* Add GENL_HDR to total_size */ nla_genl_hdr_total_size = (total_size + (GENL_HDRLEN + ((struct genl_family *)&pmcraid_event_family)->hdrsize) + NLMSG_HDRLEN); skb = genlmsg_new(nla_genl_hdr_total_size, GFP_ATOMIC); if (!skb) { pmcraid_err("Failed to allocate aen data SKB of size: %x\n", total_size); return -ENOMEM; } /* add the genetlink message header */ msg_header = genlmsg_put(skb, 0, 0, &pmcraid_event_family, 0, PMCRAID_AEN_CMD_EVENT); if (!msg_header) { pmcraid_err("failed to copy command details\n"); nlmsg_free(skb); return -ENOMEM; } result = nla_put(skb, PMCRAID_AEN_ATTR_EVENT, data_size, aen_msg); if (result) { pmcraid_err("failed to copy AEN attribute data\n"); nlmsg_free(skb); return -EINVAL; } /* send genetlink multicast message to notify applications */ genlmsg_end(skb, msg_header); result = genlmsg_multicast(&pmcraid_event_family, skb, 0, 0, GFP_ATOMIC); /* If there are no listeners, genlmsg_multicast may return non-zero * value. */ if (result) pmcraid_info("error (%x) sending aen event message\n", result); return result; } /** * pmcraid_notify_ccn - notifies about CCN event msg to user space * @pinstance: pointer adapter instance structure * * Return value: * 0 if success, error value in case of any failure */ static int pmcraid_notify_ccn(struct pmcraid_instance *pinstance) { return pmcraid_notify_aen(pinstance, pinstance->ccn.msg, le32_to_cpu(pinstance->ccn.hcam->data_len) + sizeof(struct pmcraid_hcam_hdr)); } /** * pmcraid_notify_ldn - notifies about CCN event msg to user space * @pinstance: pointer adapter instance structure * * Return value: * 0 if success, error value in case of any failure */ static int pmcraid_notify_ldn(struct pmcraid_instance *pinstance) { return pmcraid_notify_aen(pinstance, pinstance->ldn.msg, le32_to_cpu(pinstance->ldn.hcam->data_len) + sizeof(struct pmcraid_hcam_hdr)); } /** * pmcraid_notify_ioastate - sends IOA state event msg to user space * @pinstance: pointer adapter instance structure * @evt: controller state event to be sent * * Return value: * 0 if success, error value in case of any failure */ static void pmcraid_notify_ioastate(struct pmcraid_instance *pinstance, u32 evt) { pinstance->scn.ioa_state = evt; pmcraid_notify_aen(pinstance, &pinstance->scn.msg, sizeof(u32)); } /** * pmcraid_handle_config_change - Handle a config change from the adapter * @pinstance: pointer to per adapter instance structure * * Return value: * none */ static void pmcraid_handle_config_change(struct pmcraid_instance *pinstance) { struct pmcraid_config_table_entry *cfg_entry; struct pmcraid_hcam_ccn *ccn_hcam; struct pmcraid_cmd *cmd; struct pmcraid_cmd *cfgcmd; struct pmcraid_resource_entry *res = NULL; unsigned long lock_flags; unsigned long host_lock_flags; u32 new_entry = 1; u32 hidden_entry = 0; u16 fw_version; int rc; ccn_hcam = (struct pmcraid_hcam_ccn *)pinstance->ccn.hcam; cfg_entry = &ccn_hcam->cfg_entry; fw_version = be16_to_cpu(pinstance->inq_data->fw_version); pmcraid_info("CCN(%x): %x timestamp: %llx type: %x lost: %x flags: %x \ res: %x:%x:%x:%x\n", le32_to_cpu(pinstance->ccn.hcam->ilid), pinstance->ccn.hcam->op_code, (le32_to_cpu(pinstance->ccn.hcam->timestamp1) | ((le32_to_cpu(pinstance->ccn.hcam->timestamp2) & 0xffffffffLL) << 32)), pinstance->ccn.hcam->notification_type, pinstance->ccn.hcam->notification_lost, pinstance->ccn.hcam->flags, pinstance->host->unique_id, RES_IS_VSET(*cfg_entry) ? PMCRAID_VSET_BUS_ID : (RES_IS_GSCSI(*cfg_entry) ? PMCRAID_PHYS_BUS_ID : RES_BUS(cfg_entry->resource_address)), RES_IS_VSET(*cfg_entry) ? (fw_version <= PMCRAID_FW_VERSION_1 ? cfg_entry->unique_flags1 : le16_to_cpu(cfg_entry->array_id) & 0xFF) : RES_TARGET(cfg_entry->resource_address), RES_LUN(cfg_entry->resource_address)); /* If this HCAM indicates a lost notification, read the config table */ if (pinstance->ccn.hcam->notification_lost) { cfgcmd = pmcraid_get_free_cmd(pinstance); if (cfgcmd) { pmcraid_info("lost CCN, reading config table\b"); pinstance->reinit_cfg_table = 1; pmcraid_querycfg(cfgcmd); } else { pmcraid_err("lost CCN, no free cmd for querycfg\n"); } goto out_notify_apps; } /* If this resource is not going to be added to mid-layer, just notify * applications and return. If this notification is about hiding a VSET * resource, check if it was exposed already. */ if (pinstance->ccn.hcam->notification_type == NOTIFICATION_TYPE_ENTRY_CHANGED && cfg_entry->resource_type == RES_TYPE_VSET) { hidden_entry = (cfg_entry->unique_flags1 & 0x80) != 0; } else if (!pmcraid_expose_resource(fw_version, cfg_entry)) { goto out_notify_apps; } spin_lock_irqsave(&pinstance->resource_lock, lock_flags); list_for_each_entry(res, &pinstance->used_res_q, queue) { rc = memcmp(&res->cfg_entry.resource_address, &cfg_entry->resource_address, sizeof(cfg_entry->resource_address)); if (!rc) { new_entry = 0; break; } } if (new_entry) { if (hidden_entry) { spin_unlock_irqrestore(&pinstance->resource_lock, lock_flags); goto out_notify_apps; } /* If there are more number of resources than what driver can * manage, do not notify the applications about the CCN. Just * ignore this notifications and re-register the same HCAM */ if (list_empty(&pinstance->free_res_q)) { spin_unlock_irqrestore(&pinstance->resource_lock, lock_flags); pmcraid_err("too many resources attached\n"); spin_lock_irqsave(pinstance->host->host_lock, host_lock_flags); pmcraid_send_hcam(pinstance, PMCRAID_HCAM_CODE_CONFIG_CHANGE); spin_unlock_irqrestore(pinstance->host->host_lock, host_lock_flags); return; } res = list_entry(pinstance->free_res_q.next, struct pmcraid_resource_entry, queue); list_del(&res->queue); res->scsi_dev = NULL; res->reset_progress = 0; list_add_tail(&res->queue, &pinstance->used_res_q); } memcpy(&res->cfg_entry, cfg_entry, pinstance->config_table_entry_size); if (pinstance->ccn.hcam->notification_type == NOTIFICATION_TYPE_ENTRY_DELETED || hidden_entry) { if (res->scsi_dev) { if (fw_version <= PMCRAID_FW_VERSION_1) res->cfg_entry.unique_flags1 &= 0x7F; else res->cfg_entry.array_id &= cpu_to_le16(0xFF); res->change_detected = RES_CHANGE_DEL; res->cfg_entry.resource_handle = PMCRAID_INVALID_RES_HANDLE; schedule_work(&pinstance->worker_q); } else { /* This may be one of the non-exposed resources */ list_move_tail(&res->queue, &pinstance->free_res_q); } } else if (!res->scsi_dev) { res->change_detected = RES_CHANGE_ADD; schedule_work(&pinstance->worker_q); } spin_unlock_irqrestore(&pinstance->resource_lock, lock_flags); out_notify_apps: /* Notify configuration changes to registered applications.*/ if (!pmcraid_disable_aen) pmcraid_notify_ccn(pinstance); cmd = pmcraid_init_hcam(pinstance, PMCRAID_HCAM_CODE_CONFIG_CHANGE); if (cmd) pmcraid_send_hcam_cmd(cmd); } /** * pmcraid_get_error_info - return error string for an ioasc * @ioasc: ioasc code * Return Value * none */ static struct pmcraid_ioasc_error *pmcraid_get_error_info(u32 ioasc) { int i; for (i = 0; i < ARRAY_SIZE(pmcraid_ioasc_error_table); i++) { if (pmcraid_ioasc_error_table[i].ioasc_code == ioasc) return &pmcraid_ioasc_error_table[i]; } return NULL; } /** * pmcraid_ioasc_logger - log IOASC information based user-settings * @ioasc: ioasc code * @cmd: pointer to command that resulted in 'ioasc' */ static void pmcraid_ioasc_logger(u32 ioasc, struct pmcraid_cmd *cmd) { struct pmcraid_ioasc_error *error_info = pmcraid_get_error_info(ioasc); if (error_info == NULL || cmd->drv_inst->current_log_level < error_info->log_level) return; /* log the error string */ pmcraid_err("cmd [%x] for resource %x failed with %x(%s)\n", cmd->ioa_cb->ioarcb.cdb[0], le32_to_cpu(cmd->ioa_cb->ioarcb.resource_handle), ioasc, error_info->error_string); } /** * pmcraid_handle_error_log - Handle a config change (error log) from the IOA * * @pinstance: pointer to per adapter instance structure * * Return value: * none */ static void pmcraid_handle_error_log(struct pmcraid_instance *pinstance) { struct pmcraid_hcam_ldn *hcam_ldn; u32 ioasc; hcam_ldn = (struct pmcraid_hcam_ldn *)pinstance->ldn.hcam; pmcraid_info ("LDN(%x): %x type: %x lost: %x flags: %x overlay id: %x\n", pinstance->ldn.hcam->ilid, pinstance->ldn.hcam->op_code, pinstance->ldn.hcam->notification_type, pinstance->ldn.hcam->notification_lost, pinstance->ldn.hcam->flags, pinstance->ldn.hcam->overlay_id); /* log only the errors, no need to log informational log entries */ if (pinstance->ldn.hcam->notification_type != NOTIFICATION_TYPE_ERROR_LOG) return; if (pinstance->ldn.hcam->notification_lost == HOSTRCB_NOTIFICATIONS_LOST) dev_info(&pinstance->pdev->dev, "Error notifications lost\n"); ioasc = le32_to_cpu(hcam_ldn->error_log.fd_ioasc); if (ioasc == PMCRAID_IOASC_UA_BUS_WAS_RESET || ioasc == PMCRAID_IOASC_UA_BUS_WAS_RESET_BY_OTHER) { dev_info(&pinstance->pdev->dev, "UnitAttention due to IOA Bus Reset\n"); scsi_report_bus_reset( pinstance->host, RES_BUS(hcam_ldn->error_log.fd_ra)); } return; } /** * pmcraid_process_ccn - Op done function for a CCN. * @cmd: pointer to command struct * * This function is the op done function for a configuration * change notification * * Return value: * none */ static void pmcraid_process_ccn(struct pmcraid_cmd *cmd) { struct pmcraid_instance *pinstance = cmd->drv_inst; u32 ioasc = le32_to_cpu(cmd->ioa_cb->ioasa.ioasc); unsigned long lock_flags; pinstance->ccn.cmd = NULL; pmcraid_return_cmd(cmd); /* If driver initiated IOA reset happened while this hcam was pending * with IOA, or IOA bringdown sequence is in progress, no need to * re-register the hcam */ if (ioasc == PMCRAID_IOASC_IOA_WAS_RESET || atomic_read(&pinstance->ccn.ignore) == 1) { return; } else if (ioasc) { dev_info(&pinstance->pdev->dev, "Host RCB (CCN) failed with IOASC: 0x%08X\n", ioasc); spin_lock_irqsave(pinstance->host->host_lock, lock_flags); pmcraid_send_hcam(pinstance, PMCRAID_HCAM_CODE_CONFIG_CHANGE); spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags); } else { pmcraid_handle_config_change(pinstance); } } static void pmcraid_initiate_reset(struct pmcraid_instance *); static void pmcraid_set_timestamp(struct pmcraid_cmd *cmd); /** * pmcraid_process_ldn - op done function for an LDN * @cmd: pointer to command block * * Return value * none */ static void pmcraid_process_ldn(struct pmcraid_cmd *cmd) { struct pmcraid_instance *pinstance = cmd->drv_inst; struct pmcraid_hcam_ldn *ldn_hcam = (struct pmcraid_hcam_ldn *)pinstance->ldn.hcam; u32 ioasc = le32_to_cpu(cmd->ioa_cb->ioasa.ioasc); u32 fd_ioasc = le32_to_cpu(ldn_hcam->error_log.fd_ioasc); unsigned long lock_flags; /* return the command block back to freepool */ pinstance->ldn.cmd = NULL; pmcraid_return_cmd(cmd); /* If driver initiated IOA reset happened while this hcam was pending * with IOA, no need to re-register the hcam as reset engine will do it * once reset sequence is complete */ if (ioasc == PMCRAID_IOASC_IOA_WAS_RESET || atomic_read(&pinstance->ccn.ignore) == 1) { return; } else if (!ioasc) { pmcraid_handle_error_log(pinstance); if (fd_ioasc == PMCRAID_IOASC_NR_IOA_RESET_REQUIRED) { spin_lock_irqsave(pinstance->host->host_lock, lock_flags); pmcraid_initiate_reset(pinstance); spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags); return; } if (fd_ioasc == PMCRAID_IOASC_TIME_STAMP_OUT_OF_SYNC) { pinstance->timestamp_error = 1; pmcraid_set_timestamp(cmd); } } else { dev_info(&pinstance->pdev->dev, "Host RCB(LDN) failed with IOASC: 0x%08X\n", ioasc); } /* send netlink message for HCAM notification if enabled */ if (!pmcraid_disable_aen) pmcraid_notify_ldn(pinstance); cmd = pmcraid_init_hcam(pinstance, PMCRAID_HCAM_CODE_LOG_DATA); if (cmd) pmcraid_send_hcam_cmd(cmd); } /** * pmcraid_register_hcams - register HCAMs for CCN and LDN * * @pinstance: pointer per adapter instance structure * * Return Value * none */ static void pmcraid_register_hcams(struct pmcraid_instance *pinstance) { pmcraid_send_hcam(pinstance, PMCRAID_HCAM_CODE_CONFIG_CHANGE); pmcraid_send_hcam(pinstance, PMCRAID_HCAM_CODE_LOG_DATA); } /** * pmcraid_unregister_hcams - cancel HCAMs registered already * @cmd: pointer to command used as part of reset sequence */ static void pmcraid_unregister_hcams(struct pmcraid_cmd *cmd) { struct pmcraid_instance *pinstance = cmd->drv_inst; /* During IOA bringdown, HCAM gets fired and tasklet proceeds with * handling hcam response though it is not necessary. In order to * prevent this, set 'ignore', so that bring-down sequence doesn't * re-send any more hcams */ atomic_set(&pinstance->ccn.ignore, 1); atomic_set(&pinstance->ldn.ignore, 1); /* If adapter reset was forced as part of runtime reset sequence, * start the reset sequence. Reset will be triggered even in case * IOA unit_check. */ if ((pinstance->force_ioa_reset && !pinstance->ioa_bringdown) || pinstance->ioa_unit_check) { pinstance->force_ioa_reset = 0; pinstance->ioa_unit_check = 0; pinstance->ioa_state = IOA_STATE_IN_RESET_ALERT; pmcraid_reset_alert(cmd); return; } /* Driver tries to cancel HCAMs by sending ABORT TASK for each HCAM * one after the other. So CCN cancellation will be triggered by * pmcraid_cancel_ldn itself. */ pmcraid_cancel_ldn(cmd); } static void pmcraid_reinit_buffers(struct pmcraid_instance *); /** * pmcraid_reset_enable_ioa - re-enable IOA after a hard reset * @pinstance: pointer to adapter instance structure * Return Value * 1 if TRANSITION_TO_OPERATIONAL is active, otherwise 0 */ static int pmcraid_reset_enable_ioa(struct pmcraid_instance *pinstance) { u32 intrs; pmcraid_reinit_buffers(pinstance); intrs = pmcraid_read_interrupts(pinstance); pmcraid_enable_interrupts(pinstance, PMCRAID_PCI_INTERRUPTS); if (intrs & INTRS_TRANSITION_TO_OPERATIONAL) { if (!pinstance->interrupt_mode) { iowrite32(INTRS_TRANSITION_TO_OPERATIONAL, pinstance->int_regs. ioa_host_interrupt_mask_reg); iowrite32(INTRS_TRANSITION_TO_OPERATIONAL, pinstance->int_regs.ioa_host_interrupt_clr_reg); } return 1; } else { return 0; } } /** * pmcraid_soft_reset - performs a soft reset and makes IOA become ready * @cmd : pointer to reset command block * * Return Value * none */ static void pmcraid_soft_reset(struct pmcraid_cmd *cmd) { struct pmcraid_instance *pinstance = cmd->drv_inst; u32 int_reg; u32 doorbell; /* There will be an interrupt when Transition to Operational bit is * set so tasklet would execute next reset task. The timeout handler * would re-initiate a reset */ cmd->cmd_done = pmcraid_ioa_reset; cmd->timer.expires = jiffies + msecs_to_jiffies(PMCRAID_TRANSOP_TIMEOUT); cmd->timer.function = pmcraid_timeout_handler; if (!timer_pending(&cmd->timer)) add_timer(&cmd->timer); /* Enable destructive diagnostics on IOA if it is not yet in * operational state */ doorbell = DOORBELL_RUNTIME_RESET | DOORBELL_ENABLE_DESTRUCTIVE_DIAGS; /* Since we do RESET_ALERT and Start BIST we have to again write * MSIX Doorbell to indicate the interrupt mode */ if (pinstance->interrupt_mode) { iowrite32(DOORBELL_INTR_MODE_MSIX, pinstance->int_regs.host_ioa_interrupt_reg); ioread32(pinstance->int_regs.host_ioa_interrupt_reg); } iowrite32(doorbell, pinstance->int_regs.host_ioa_interrupt_reg); ioread32(pinstance->int_regs.host_ioa_interrupt_reg), int_reg = ioread32(pinstance->int_regs.ioa_host_interrupt_reg); pmcraid_info("Waiting for IOA to become operational %x:%x\n", ioread32(pinstance->int_regs.host_ioa_interrupt_reg), int_reg); } /** * pmcraid_get_dump - retrieves IOA dump in case of Unit Check interrupt * * @pinstance: pointer to adapter instance structure * * Return Value * none */ static void pmcraid_get_dump(struct pmcraid_instance *pinstance) { pmcraid_info("%s is not yet implemented\n", __func__); } /** * pmcraid_fail_outstanding_cmds - Fails all outstanding ops. * @pinstance: pointer to adapter instance structure * * This function fails all outstanding ops. If they are submitted to IOA * already, it sends cancel all messages if IOA is still accepting IOARCBs, * otherwise just completes the commands and returns the cmd blocks to free * pool. * * Return value: * none */ static void pmcraid_fail_outstanding_cmds(struct pmcraid_instance *pinstance) { struct pmcraid_cmd *cmd, *temp; unsigned long lock_flags; /* pending command list is protected by pending_pool_lock. Its * traversal must be done as within this lock */ spin_lock_irqsave(&pinstance->pending_pool_lock, lock_flags); list_for_each_entry_safe(cmd, temp, &pinstance->pending_cmd_pool, free_list) { list_del(&cmd->free_list); spin_unlock_irqrestore(&pinstance->pending_pool_lock, lock_flags); cmd->ioa_cb->ioasa.ioasc = cpu_to_le32(PMCRAID_IOASC_IOA_WAS_RESET); cmd->ioa_cb->ioasa.ilid = cpu_to_le32(PMCRAID_DRIVER_ILID); /* In case the command timer is still running */ del_timer(&cmd->timer); /* If this is an IO command, complete it by invoking scsi_done * function. If this is one of the internal commands other * than pmcraid_ioa_reset and HCAM commands invoke cmd_done to * complete it */ if (cmd->scsi_cmd) { struct scsi_cmnd *scsi_cmd = cmd->scsi_cmd; __le32 resp = cmd->ioa_cb->ioarcb.response_handle; scsi_cmd->result |= DID_ERROR << 16; scsi_dma_unmap(scsi_cmd); pmcraid_return_cmd(cmd); pmcraid_info("failing(%d) CDB[0] = %x result: %x\n", le32_to_cpu(resp) >> 2, cmd->ioa_cb->ioarcb.cdb[0], scsi_cmd->result); scsi_done(scsi_cmd); } else if (cmd->cmd_done == pmcraid_internal_done || cmd->cmd_done == pmcraid_erp_done) { cmd->cmd_done(cmd); } else if (cmd->cmd_done != pmcraid_ioa_reset && cmd->cmd_done != pmcraid_ioa_shutdown_done) { pmcraid_return_cmd(cmd); } atomic_dec(&pinstance->outstanding_cmds); spin_lock_irqsave(&pinstance->pending_pool_lock, lock_flags); } spin_unlock_irqrestore(&pinstance->pending_pool_lock, lock_flags); } /** * pmcraid_ioa_reset - Implementation of IOA reset logic * * @cmd: pointer to the cmd block to be used for entire reset process * * This function executes most of the steps required for IOA reset. This gets * called by user threads (modprobe/insmod/rmmod) timer, tasklet and midlayer's * 'eh_' thread. Access to variables used for controlling the reset sequence is * synchronized using host lock. Various functions called during reset process * would make use of a single command block, pointer to which is also stored in * adapter instance structure. * * Return Value * None */ static void pmcraid_ioa_reset(struct pmcraid_cmd *cmd) { struct pmcraid_instance *pinstance = cmd->drv_inst; u8 reset_complete = 0; pinstance->ioa_reset_in_progress = 1; if (pinstance->reset_cmd != cmd) { pmcraid_err("reset is called with different command block\n"); pinstance->reset_cmd = cmd; } pmcraid_info("reset_engine: state = %d, command = %p\n", pinstance->ioa_state, cmd); switch (pinstance->ioa_state) { case IOA_STATE_DEAD: /* If IOA is offline, whatever may be the reset reason, just * return. callers might be waiting on the reset wait_q, wake * up them */ pmcraid_err("IOA is offline no reset is possible\n"); reset_complete = 1; break; case IOA_STATE_IN_BRINGDOWN: /* we enter here, once ioa shutdown command is processed by IOA * Alert IOA for a possible reset. If reset alert fails, IOA * goes through hard-reset */ pmcraid_disable_interrupts(pinstance, ~0); pinstance->ioa_state = IOA_STATE_IN_RESET_ALERT; pmcraid_reset_alert(cmd); break; case IOA_STATE_UNKNOWN: /* We may be called during probe or resume. Some pre-processing * is required for prior to reset */ scsi_block_requests(pinstance->host); /* If asked to reset while IOA was processing responses or * there are any error responses then IOA may require * hard-reset. */ if (pinstance->ioa_hard_reset == 0) { if (ioread32(pinstance->ioa_status) & INTRS_TRANSITION_TO_OPERATIONAL) { pmcraid_info("sticky bit set, bring-up\n"); pinstance->ioa_state = IOA_STATE_IN_BRINGUP; pmcraid_reinit_cmdblk(cmd); pmcraid_identify_hrrq(cmd); } else { pinstance->ioa_state = IOA_STATE_IN_SOFT_RESET; pmcraid_soft_reset(cmd); } } else { /* Alert IOA of a possible reset and wait for critical * operation in progress bit to reset */ pinstance->ioa_state = IOA_STATE_IN_RESET_ALERT; pmcraid_reset_alert(cmd); } break; case IOA_STATE_IN_RESET_ALERT: /* If critical operation in progress bit is reset or wait gets * timed out, reset proceeds with starting BIST on the IOA. * pmcraid_ioa_hard_reset keeps a count of reset attempts. If * they are 3 or more, reset engine marks IOA dead and returns */ pinstance->ioa_state = IOA_STATE_IN_HARD_RESET; pmcraid_start_bist(cmd); break; case IOA_STATE_IN_HARD_RESET: pinstance->ioa_reset_attempts++; /* retry reset if we haven't reached maximum allowed limit */ if (pinstance->ioa_reset_attempts > PMCRAID_RESET_ATTEMPTS) { pinstance->ioa_reset_attempts = 0; pmcraid_err("IOA didn't respond marking it as dead\n"); pinstance->ioa_state = IOA_STATE_DEAD; if (pinstance->ioa_bringdown) pmcraid_notify_ioastate(pinstance, PMC_DEVICE_EVENT_SHUTDOWN_FAILED); else pmcraid_notify_ioastate(pinstance, PMC_DEVICE_EVENT_RESET_FAILED); reset_complete = 1; break; } /* Once either bist or pci reset is done, restore PCI config * space. If this fails, proceed with hard reset again */ pci_restore_state(pinstance->pdev); /* fail all pending commands */ pmcraid_fail_outstanding_cmds(pinstance); /* check if unit check is active, if so extract dump */ if (pinstance->ioa_unit_check) { pmcraid_info("unit check is active\n"); pinstance->ioa_unit_check = 0; pmcraid_get_dump(pinstance); pinstance->ioa_reset_attempts--; pinstance->ioa_state = IOA_STATE_IN_RESET_ALERT; pmcraid_reset_alert(cmd); break; } /* if the reset reason is to bring-down the ioa, we might be * done with the reset restore pci_config_space and complete * the reset */ if (pinstance->ioa_bringdown) { pmcraid_info("bringing down the adapter\n"); pinstance->ioa_shutdown_type = SHUTDOWN_NONE; pinstance->ioa_bringdown = 0; pinstance->ioa_state = IOA_STATE_UNKNOWN; pmcraid_notify_ioastate(pinstance, PMC_DEVICE_EVENT_SHUTDOWN_SUCCESS); reset_complete = 1; } else { /* bring-up IOA, so proceed with soft reset * Reinitialize hrrq_buffers and their indices also * enable interrupts after a pci_restore_state */ if (pmcraid_reset_enable_ioa(pinstance)) { pinstance->ioa_state = IOA_STATE_IN_BRINGUP; pmcraid_info("bringing up the adapter\n"); pmcraid_reinit_cmdblk(cmd); pmcraid_identify_hrrq(cmd); } else { pinstance->ioa_state = IOA_STATE_IN_SOFT_RESET; pmcraid_soft_reset(cmd); } } break; case IOA_STATE_IN_SOFT_RESET: /* TRANSITION TO OPERATIONAL is on so start initialization * sequence */ pmcraid_info("In softreset proceeding with bring-up\n"); pinstance->ioa_state = IOA_STATE_IN_BRINGUP; /* Initialization commands start with HRRQ identification. From * now on tasklet completes most of the commands as IOA is up * and intrs are enabled */ pmcraid_identify_hrrq(cmd); break; case IOA_STATE_IN_BRINGUP: /* we are done with bringing up of IOA, change the ioa_state to * operational and wake up any waiters */ pinstance->ioa_state = IOA_STATE_OPERATIONAL; reset_complete = 1; break; case IOA_STATE_OPERATIONAL: default: /* When IOA is operational and a reset is requested, check for * the reset reason. If reset is to bring down IOA, unregister * HCAMs and initiate shutdown; if adapter reset is forced then * restart reset sequence again */ if (pinstance->ioa_shutdown_type == SHUTDOWN_NONE && pinstance->force_ioa_reset == 0) { pmcraid_notify_ioastate(pinstance, PMC_DEVICE_EVENT_RESET_SUCCESS); reset_complete = 1; } else { if (pinstance->ioa_shutdown_type != SHUTDOWN_NONE) pinstance->ioa_state = IOA_STATE_IN_BRINGDOWN; pmcraid_reinit_cmdblk(cmd); pmcraid_unregister_hcams(cmd); } break; } /* reset will be completed if ioa_state is either DEAD or UNKNOWN or * OPERATIONAL. Reset all control variables used during reset, wake up * any waiting threads and let the SCSI mid-layer send commands. Note * that host_lock must be held before invoking scsi_report_bus_reset. */ if (reset_complete) { pinstance->ioa_reset_in_progress = 0; pinstance->ioa_reset_attempts = 0; pinstance->reset_cmd = NULL; pinstance->ioa_shutdown_type = SHUTDOWN_NONE; pinstance->ioa_bringdown = 0; pmcraid_return_cmd(cmd); /* If target state is to bring up the adapter, proceed with * hcam registration and resource exposure to mid-layer. */ if (pinstance->ioa_state == IOA_STATE_OPERATIONAL) pmcraid_register_hcams(pinstance); wake_up_all(&pinstance->reset_wait_q); } return; } /** * pmcraid_initiate_reset - initiates reset sequence. This is called from * ISR/tasklet during error interrupts including IOA unit check. If reset * is already in progress, it just returns, otherwise initiates IOA reset * to bring IOA up to operational state. * * @pinstance: pointer to adapter instance structure * * Return value * none */ static void pmcraid_initiate_reset(struct pmcraid_instance *pinstance) { struct pmcraid_cmd *cmd; /* If the reset is already in progress, just return, otherwise start * reset sequence and return */ if (!pinstance->ioa_reset_in_progress) { scsi_block_requests(pinstance->host); cmd = pmcraid_get_free_cmd(pinstance); if (cmd == NULL) { pmcraid_err("no cmnd blocks for initiate_reset\n"); return; } pinstance->ioa_shutdown_type = SHUTDOWN_NONE; pinstance->reset_cmd = cmd; pinstance->force_ioa_reset = 1; pmcraid_notify_ioastate(pinstance, PMC_DEVICE_EVENT_RESET_START); pmcraid_ioa_reset(cmd); } } /** * pmcraid_reset_reload - utility routine for doing IOA reset either to bringup * or bringdown IOA * @pinstance: pointer adapter instance structure * @shutdown_type: shutdown type to be used NONE, NORMAL or ABRREV * @target_state: expected target state after reset * * Note: This command initiates reset and waits for its completion. Hence this * should not be called from isr/timer/tasklet functions (timeout handlers, * error response handlers and interrupt handlers). * * Return Value * 1 in case ioa_state is not target_state, 0 otherwise. */ static int pmcraid_reset_reload( struct pmcraid_instance *pinstance, u8 shutdown_type, u8 target_state ) { struct pmcraid_cmd *reset_cmd = NULL; unsigned long lock_flags; int reset = 1; spin_lock_irqsave(pinstance->host->host_lock, lock_flags); if (pinstance->ioa_reset_in_progress) { pmcraid_info("reset_reload: reset is already in progress\n"); spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags); wait_event(pinstance->reset_wait_q, !pinstance->ioa_reset_in_progress); spin_lock_irqsave(pinstance->host->host_lock, lock_flags); if (pinstance->ioa_state == IOA_STATE_DEAD) { pmcraid_info("reset_reload: IOA is dead\n"); goto out_unlock; } if (pinstance->ioa_state == target_state) { reset = 0; goto out_unlock; } } pmcraid_info("reset_reload: proceeding with reset\n"); scsi_block_requests(pinstance->host); reset_cmd = pmcraid_get_free_cmd(pinstance); if (reset_cmd == NULL) { pmcraid_err("no free cmnd for reset_reload\n"); goto out_unlock; } if (shutdown_type == SHUTDOWN_NORMAL) pinstance->ioa_bringdown = 1; pinstance->ioa_shutdown_type = shutdown_type; pinstance->reset_cmd = reset_cmd; pinstance->force_ioa_reset = reset; pmcraid_info("reset_reload: initiating reset\n"); pmcraid_ioa_reset(reset_cmd); spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags); pmcraid_info("reset_reload: waiting for reset to complete\n"); wait_event(pinstance->reset_wait_q, !pinstance->ioa_reset_in_progress); pmcraid_info("reset_reload: reset is complete !!\n"); scsi_unblock_requests(pinstance->host); return pinstance->ioa_state != target_state; out_unlock: spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags); return reset; } /** * pmcraid_reset_bringdown - wrapper over pmcraid_reset_reload to bringdown IOA * * @pinstance: pointer to adapter instance structure * * Return Value * whatever is returned from pmcraid_reset_reload */ static int pmcraid_reset_bringdown(struct pmcraid_instance *pinstance) { return pmcraid_reset_reload(pinstance, SHUTDOWN_NORMAL, IOA_STATE_UNKNOWN); } /** * pmcraid_reset_bringup - wrapper over pmcraid_reset_reload to bring up IOA * * @pinstance: pointer to adapter instance structure * * Return Value * whatever is returned from pmcraid_reset_reload */ static int pmcraid_reset_bringup(struct pmcraid_instance *pinstance) { pmcraid_notify_ioastate(pinstance, PMC_DEVICE_EVENT_RESET_START); return pmcraid_reset_reload(pinstance, SHUTDOWN_NONE, IOA_STATE_OPERATIONAL); } /** * pmcraid_request_sense - Send request sense to a device * @cmd: pmcraid command struct * * This function sends a request sense to a device as a result of a check * condition. This method re-uses the same command block that failed earlier. */ static void pmcraid_request_sense(struct pmcraid_cmd *cmd) { struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb; struct pmcraid_ioadl_desc *ioadl = ioarcb->add_data.u.ioadl; struct device *dev = &cmd->drv_inst->pdev->dev; cmd->sense_buffer = cmd->scsi_cmd->sense_buffer; cmd->sense_buffer_dma = dma_map_single(dev, cmd->sense_buffer, SCSI_SENSE_BUFFERSIZE, DMA_FROM_DEVICE); if (dma_mapping_error(dev, cmd->sense_buffer_dma)) { pmcraid_err ("couldn't allocate sense buffer for request sense\n"); pmcraid_erp_done(cmd); return; } /* re-use the command block */ memset(&cmd->ioa_cb->ioasa, 0, sizeof(struct pmcraid_ioasa)); memset(ioarcb->cdb, 0, PMCRAID_MAX_CDB_LEN); ioarcb->request_flags0 = (SYNC_COMPLETE | NO_LINK_DESCS | INHIBIT_UL_CHECK); ioarcb->request_type = REQ_TYPE_SCSI; ioarcb->cdb[0] = REQUEST_SENSE; ioarcb->cdb[4] = SCSI_SENSE_BUFFERSIZE; ioarcb->ioadl_bus_addr = cpu_to_le64((cmd->ioa_cb_bus_addr) + offsetof(struct pmcraid_ioarcb, add_data.u.ioadl[0])); ioarcb->ioadl_length = cpu_to_le32(sizeof(struct pmcraid_ioadl_desc)); ioarcb->data_transfer_length = cpu_to_le32(SCSI_SENSE_BUFFERSIZE); ioadl->address = cpu_to_le64(cmd->sense_buffer_dma); ioadl->data_len = cpu_to_le32(SCSI_SENSE_BUFFERSIZE); ioadl->flags = IOADL_FLAGS_LAST_DESC; /* request sense might be called as part of error response processing * which runs in tasklets context. It is possible that mid-layer might * schedule queuecommand during this time, hence, writting to IOARRIN * must be protect by host_lock */ pmcraid_send_cmd(cmd, pmcraid_erp_done, PMCRAID_REQUEST_SENSE_TIMEOUT, pmcraid_timeout_handler); } /** * pmcraid_cancel_all - cancel all outstanding IOARCBs as part of error recovery * @cmd: command that failed * @need_sense: true if request_sense is required after cancel all * * This function sends a cancel all to a device to clear the queue. */ static void pmcraid_cancel_all(struct pmcraid_cmd *cmd, bool need_sense) { struct scsi_cmnd *scsi_cmd = cmd->scsi_cmd; struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb; struct pmcraid_resource_entry *res = scsi_cmd->device->hostdata; memset(ioarcb->cdb, 0, PMCRAID_MAX_CDB_LEN); ioarcb->request_flags0 = SYNC_OVERRIDE; ioarcb->request_type = REQ_TYPE_IOACMD; ioarcb->cdb[0] = PMCRAID_CANCEL_ALL_REQUESTS; if (RES_IS_GSCSI(res->cfg_entry)) ioarcb->cdb[1] = PMCRAID_SYNC_COMPLETE_AFTER_CANCEL; ioarcb->ioadl_bus_addr = 0; ioarcb->ioadl_length = 0; ioarcb->data_transfer_length = 0; ioarcb->ioarcb_bus_addr &= cpu_to_le64((~0x1FULL)); /* writing to IOARRIN must be protected by host_lock, as mid-layer * schedule queuecommand while we are doing this */ pmcraid_send_cmd(cmd, need_sense ? pmcraid_erp_done : pmcraid_request_sense, PMCRAID_REQUEST_SENSE_TIMEOUT, pmcraid_timeout_handler); } /** * pmcraid_frame_auto_sense: frame fixed format sense information * * @cmd: pointer to failing command block * * Return value * none */ static void pmcraid_frame_auto_sense(struct pmcraid_cmd *cmd) { u8 *sense_buf = cmd->scsi_cmd->sense_buffer; struct pmcraid_resource_entry *res = cmd->scsi_cmd->device->hostdata; struct pmcraid_ioasa *ioasa = &cmd->ioa_cb->ioasa; u32 ioasc = le32_to_cpu(ioasa->ioasc); u32 failing_lba = 0; memset(sense_buf, 0, SCSI_SENSE_BUFFERSIZE); cmd->scsi_cmd->result = SAM_STAT_CHECK_CONDITION; if (RES_IS_VSET(res->cfg_entry) && ioasc == PMCRAID_IOASC_ME_READ_ERROR_NO_REALLOC && ioasa->u.vset.failing_lba_hi != 0) { sense_buf[0] = 0x72; sense_buf[1] = PMCRAID_IOASC_SENSE_KEY(ioasc); sense_buf[2] = PMCRAID_IOASC_SENSE_CODE(ioasc); sense_buf[3] = PMCRAID_IOASC_SENSE_QUAL(ioasc); sense_buf[7] = 12; sense_buf[8] = 0; sense_buf[9] = 0x0A; sense_buf[10] = 0x80; failing_lba = le32_to_cpu(ioasa->u.vset.failing_lba_hi); sense_buf[12] = (failing_lba & 0xff000000) >> 24; sense_buf[13] = (failing_lba & 0x00ff0000) >> 16; sense_buf[14] = (failing_lba & 0x0000ff00) >> 8; sense_buf[15] = failing_lba & 0x000000ff; failing_lba = le32_to_cpu(ioasa->u.vset.failing_lba_lo); sense_buf[16] = (failing_lba & 0xff000000) >> 24; sense_buf[17] = (failing_lba & 0x00ff0000) >> 16; sense_buf[18] = (failing_lba & 0x0000ff00) >> 8; sense_buf[19] = failing_lba & 0x000000ff; } else { sense_buf[0] = 0x70; sense_buf[2] = PMCRAID_IOASC_SENSE_KEY(ioasc); sense_buf[12] = PMCRAID_IOASC_SENSE_CODE(ioasc); sense_buf[13] = PMCRAID_IOASC_SENSE_QUAL(ioasc); if (ioasc == PMCRAID_IOASC_ME_READ_ERROR_NO_REALLOC) { if (RES_IS_VSET(res->cfg_entry)) failing_lba = le32_to_cpu(ioasa->u. vset.failing_lba_lo); sense_buf[0] |= 0x80; sense_buf[3] = (failing_lba >> 24) & 0xff; sense_buf[4] = (failing_lba >> 16) & 0xff; sense_buf[5] = (failing_lba >> 8) & 0xff; sense_buf[6] = failing_lba & 0xff; } sense_buf[7] = 6; /* additional length */ } } /** * pmcraid_error_handler - Error response handlers for a SCSI op * @cmd: pointer to pmcraid_cmd that has failed * * This function determines whether or not to initiate ERP on the affected * device. This is called from a tasklet, which doesn't hold any locks. * * Return value: * 0 it caller can complete the request, otherwise 1 where in error * handler itself completes the request and returns the command block * back to free-pool */ static int pmcraid_error_handler(struct pmcraid_cmd *cmd) { struct scsi_cmnd *scsi_cmd = cmd->scsi_cmd; struct pmcraid_resource_entry *res = scsi_cmd->device->hostdata; struct pmcraid_instance *pinstance = cmd->drv_inst; struct pmcraid_ioasa *ioasa = &cmd->ioa_cb->ioasa; u32 ioasc = le32_to_cpu(ioasa->ioasc); u32 masked_ioasc = ioasc & PMCRAID_IOASC_SENSE_MASK; bool sense_copied = false; if (!res) { pmcraid_info("resource pointer is NULL\n"); return 0; } /* If this was a SCSI read/write command keep count of errors */ if (SCSI_CMD_TYPE(scsi_cmd->cmnd[0]) == SCSI_READ_CMD) atomic_inc(&res->read_failures); else if (SCSI_CMD_TYPE(scsi_cmd->cmnd[0]) == SCSI_WRITE_CMD) atomic_inc(&res->write_failures); if (!RES_IS_GSCSI(res->cfg_entry) && masked_ioasc != PMCRAID_IOASC_HW_DEVICE_BUS_STATUS_ERROR) { pmcraid_frame_auto_sense(cmd); } /* Log IOASC/IOASA information based on user settings */ pmcraid_ioasc_logger(ioasc, cmd); switch (masked_ioasc) { case PMCRAID_IOASC_AC_TERMINATED_BY_HOST: scsi_cmd->result |= (DID_ABORT << 16); break; case PMCRAID_IOASC_IR_INVALID_RESOURCE_HANDLE: case PMCRAID_IOASC_HW_CANNOT_COMMUNICATE: scsi_cmd->result |= (DID_NO_CONNECT << 16); break; case PMCRAID_IOASC_NR_SYNC_REQUIRED: res->sync_reqd = 1; scsi_cmd->result |= (DID_IMM_RETRY << 16); break; case PMCRAID_IOASC_ME_READ_ERROR_NO_REALLOC: scsi_cmd->result |= (DID_PASSTHROUGH << 16); break; case PMCRAID_IOASC_UA_BUS_WAS_RESET: case PMCRAID_IOASC_UA_BUS_WAS_RESET_BY_OTHER: if (!res->reset_progress) scsi_report_bus_reset(pinstance->host, scsi_cmd->device->channel); scsi_cmd->result |= (DID_ERROR << 16); break; case PMCRAID_IOASC_HW_DEVICE_BUS_STATUS_ERROR: scsi_cmd->result |= PMCRAID_IOASC_SENSE_STATUS(ioasc); res->sync_reqd = 1; /* if check_condition is not active return with error otherwise * get/frame the sense buffer */ if (PMCRAID_IOASC_SENSE_STATUS(ioasc) != SAM_STAT_CHECK_CONDITION && PMCRAID_IOASC_SENSE_STATUS(ioasc) != SAM_STAT_ACA_ACTIVE) return 0; /* If we have auto sense data as part of IOASA pass it to * mid-layer */ if (ioasa->auto_sense_length != 0) { short sense_len = le16_to_cpu(ioasa->auto_sense_length); int data_size = min_t(u16, sense_len, SCSI_SENSE_BUFFERSIZE); memcpy(scsi_cmd->sense_buffer, ioasa->sense_data, data_size); sense_copied = true; } if (RES_IS_GSCSI(res->cfg_entry)) pmcraid_cancel_all(cmd, sense_copied); else if (sense_copied) pmcraid_erp_done(cmd); else pmcraid_request_sense(cmd); return 1; case PMCRAID_IOASC_NR_INIT_CMD_REQUIRED: break; default: if (PMCRAID_IOASC_SENSE_KEY(ioasc) > RECOVERED_ERROR) scsi_cmd->result |= (DID_ERROR << 16); break; } return 0; } /** * pmcraid_reset_device - device reset handler functions * * @scsi_cmd: scsi command struct * @timeout: command timeout * @modifier: reset modifier indicating the reset sequence to be performed * * This function issues a device reset to the affected device. * A LUN reset will be sent to the device first. If that does * not work, a target reset will be sent. * * Return value: * SUCCESS / FAILED */ static int pmcraid_reset_device( struct scsi_cmnd *scsi_cmd, unsigned long timeout, u8 modifier) { struct pmcraid_cmd *cmd; struct pmcraid_instance *pinstance; struct pmcraid_resource_entry *res; struct pmcraid_ioarcb *ioarcb; unsigned long lock_flags; u32 ioasc; pinstance = (struct pmcraid_instance *)scsi_cmd->device->host->hostdata; res = scsi_cmd->device->hostdata; if (!res) { sdev_printk(KERN_ERR, scsi_cmd->device, "reset_device: NULL resource pointer\n"); return FAILED; } /* If adapter is currently going through reset/reload, return failed. * This will force the mid-layer to call _eh_bus/host reset, which * will then go to sleep and wait for the reset to complete */ spin_lock_irqsave(pinstance->host->host_lock, lock_flags); if (pinstance->ioa_reset_in_progress || pinstance->ioa_state == IOA_STATE_DEAD) { spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags); return FAILED; } res->reset_progress = 1; pmcraid_info("Resetting %s resource with addr %x\n", ((modifier & RESET_DEVICE_LUN) ? "LUN" : ((modifier & RESET_DEVICE_TARGET) ? "TARGET" : "BUS")), le32_to_cpu(res->cfg_entry.resource_address)); /* get a free cmd block */ cmd = pmcraid_get_free_cmd(pinstance); if (cmd == NULL) { spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags); pmcraid_err("%s: no cmd blocks are available\n", __func__); return FAILED; } ioarcb = &cmd->ioa_cb->ioarcb; ioarcb->resource_handle = res->cfg_entry.resource_handle; ioarcb->request_type = REQ_TYPE_IOACMD; ioarcb->cdb[0] = PMCRAID_RESET_DEVICE; /* Initialize reset modifier bits */ if (modifier) modifier = ENABLE_RESET_MODIFIER | modifier; ioarcb->cdb[1] = modifier; init_completion(&cmd->wait_for_completion); cmd->completion_req = 1; pmcraid_info("cmd(CDB[0] = %x) for %x with index = %d\n", cmd->ioa_cb->ioarcb.cdb[0], le32_to_cpu(cmd->ioa_cb->ioarcb.resource_handle), le32_to_cpu(cmd->ioa_cb->ioarcb.response_handle) >> 2); pmcraid_send_cmd(cmd, pmcraid_internal_done, timeout, pmcraid_timeout_handler); spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags); /* RESET_DEVICE command completes after all pending IOARCBs are * completed. Once this command is completed, pmcraind_internal_done * will wake up the 'completion' queue. */ wait_for_completion(&cmd->wait_for_completion); /* complete the command here itself and return the command block * to free list */ pmcraid_return_cmd(cmd); res->reset_progress = 0; ioasc = le32_to_cpu(cmd->ioa_cb->ioasa.ioasc); /* set the return value based on the returned ioasc */ return PMCRAID_IOASC_SENSE_KEY(ioasc) ? FAILED : SUCCESS; } /** * _pmcraid_io_done - helper for pmcraid_io_done function * * @cmd: pointer to pmcraid command struct * @reslen: residual data length to be set in the ioasa * @ioasc: ioasc either returned by IOA or set by driver itself. * * This function is invoked by pmcraid_io_done to complete mid-layer * scsi ops. * * Return value: * 0 if caller is required to return it to free_pool. Returns 1 if * caller need not worry about freeing command block as error handler * will take care of that. */ static int _pmcraid_io_done(struct pmcraid_cmd *cmd, int reslen, int ioasc) { struct scsi_cmnd *scsi_cmd = cmd->scsi_cmd; int rc = 0; scsi_set_resid(scsi_cmd, reslen); pmcraid_info("response(%d) CDB[0] = %x ioasc:result: %x:%x\n", le32_to_cpu(cmd->ioa_cb->ioarcb.response_handle) >> 2, cmd->ioa_cb->ioarcb.cdb[0], ioasc, scsi_cmd->result); if (PMCRAID_IOASC_SENSE_KEY(ioasc) != 0) rc = pmcraid_error_handler(cmd); if (rc == 0) { scsi_dma_unmap(scsi_cmd); scsi_done(scsi_cmd); } return rc; } /** * pmcraid_io_done - SCSI completion function * * @cmd: pointer to pmcraid command struct * * This function is invoked by tasklet/mid-layer error handler to completing * the SCSI ops sent from mid-layer. * * Return value * none */ static void pmcraid_io_done(struct pmcraid_cmd *cmd) { u32 ioasc = le32_to_cpu(cmd->ioa_cb->ioasa.ioasc); u32 reslen = le32_to_cpu(cmd->ioa_cb->ioasa.residual_data_length); if (_pmcraid_io_done(cmd, reslen, ioasc) == 0) pmcraid_return_cmd(cmd); } /** * pmcraid_abort_cmd - Aborts a single IOARCB already submitted to IOA * * @cmd: command block of the command to be aborted * * Return Value: * returns pointer to command structure used as cancelling cmd */ static struct pmcraid_cmd *pmcraid_abort_cmd(struct pmcraid_cmd *cmd) { struct pmcraid_cmd *cancel_cmd; struct pmcraid_instance *pinstance; pinstance = (struct pmcraid_instance *)cmd->drv_inst; cancel_cmd = pmcraid_get_free_cmd(pinstance); if (cancel_cmd == NULL) { pmcraid_err("%s: no cmd blocks are available\n", __func__); return NULL; } pmcraid_prepare_cancel_cmd(cancel_cmd, cmd); pmcraid_info("aborting command CDB[0]= %x with index = %d\n", cmd->ioa_cb->ioarcb.cdb[0], le32_to_cpu(cmd->ioa_cb->ioarcb.response_handle) >> 2); init_completion(&cancel_cmd->wait_for_completion); cancel_cmd->completion_req = 1; pmcraid_info("command (%d) CDB[0] = %x for %x\n", le32_to_cpu(cancel_cmd->ioa_cb->ioarcb.response_handle) >> 2, cancel_cmd->ioa_cb->ioarcb.cdb[0], le32_to_cpu(cancel_cmd->ioa_cb->ioarcb.resource_handle)); pmcraid_send_cmd(cancel_cmd, pmcraid_internal_done, PMCRAID_INTERNAL_TIMEOUT, pmcraid_timeout_handler); return cancel_cmd; } /** * pmcraid_abort_complete - Waits for ABORT TASK completion * * @cancel_cmd: command block use as cancelling command * * Return Value: * returns SUCCESS if ABORT TASK has good completion * otherwise FAILED */ static int pmcraid_abort_complete(struct pmcraid_cmd *cancel_cmd) { struct pmcraid_resource_entry *res; u32 ioasc; wait_for_completion(&cancel_cmd->wait_for_completion); res = cancel_cmd->res; cancel_cmd->res = NULL; ioasc = le32_to_cpu(cancel_cmd->ioa_cb->ioasa.ioasc); /* If the abort task is not timed out we will get a Good completion * as sense_key, otherwise we may get one the following responses * due to subsequent bus reset or device reset. In case IOASC is * NR_SYNC_REQUIRED, set sync_reqd flag for the corresponding resource */ if (ioasc == PMCRAID_IOASC_UA_BUS_WAS_RESET || ioasc == PMCRAID_IOASC_NR_SYNC_REQUIRED) { if (ioasc == PMCRAID_IOASC_NR_SYNC_REQUIRED) res->sync_reqd = 1; ioasc = 0; } /* complete the command here itself */ pmcraid_return_cmd(cancel_cmd); return PMCRAID_IOASC_SENSE_KEY(ioasc) ? FAILED : SUCCESS; } /** * pmcraid_eh_abort_handler - entry point for aborting a single task on errors * * @scsi_cmd: scsi command struct given by mid-layer. When this is called * mid-layer ensures that no other commands are queued. This * never gets called under interrupt, but a separate eh thread. * * Return value: * SUCCESS / FAILED */ static int pmcraid_eh_abort_handler(struct scsi_cmnd *scsi_cmd) { struct pmcraid_instance *pinstance; struct pmcraid_cmd *cmd; struct pmcraid_resource_entry *res; unsigned long host_lock_flags; unsigned long pending_lock_flags; struct pmcraid_cmd *cancel_cmd = NULL; int cmd_found = 0; int rc = FAILED; pinstance = (struct pmcraid_instance *)scsi_cmd->device->host->hostdata; scmd_printk(KERN_INFO, scsi_cmd, "I/O command timed out, aborting it.\n"); res = scsi_cmd->device->hostdata; if (res == NULL) return rc; /* If we are currently going through reset/reload, return failed. * This will force the mid-layer to eventually call * pmcraid_eh_host_reset which will then go to sleep and wait for the * reset to complete */ spin_lock_irqsave(pinstance->host->host_lock, host_lock_flags); if (pinstance->ioa_reset_in_progress || pinstance->ioa_state == IOA_STATE_DEAD) { spin_unlock_irqrestore(pinstance->host->host_lock, host_lock_flags); return rc; } /* loop over pending cmd list to find cmd corresponding to this * scsi_cmd. Note that this command might not have been completed * already. locking: all pending commands are protected with * pending_pool_lock. */ spin_lock_irqsave(&pinstance->pending_pool_lock, pending_lock_flags); list_for_each_entry(cmd, &pinstance->pending_cmd_pool, free_list) { if (cmd->scsi_cmd == scsi_cmd) { cmd_found = 1; break; } } spin_unlock_irqrestore(&pinstance->pending_pool_lock, pending_lock_flags); /* If the command to be aborted was given to IOA and still pending with * it, send ABORT_TASK to abort this and wait for its completion */ if (cmd_found) cancel_cmd = pmcraid_abort_cmd(cmd); spin_unlock_irqrestore(pinstance->host->host_lock, host_lock_flags); if (cancel_cmd) { cancel_cmd->res = cmd->scsi_cmd->device->hostdata; rc = pmcraid_abort_complete(cancel_cmd); } return cmd_found ? rc : SUCCESS; } /** * pmcraid_eh_device_reset_handler - bus/target/device reset handler callbacks * * @scmd: pointer to scsi_cmd that was sent to the resource to be reset. * * All these routines invokve pmcraid_reset_device with appropriate parameters. * Since these are called from mid-layer EH thread, no other IO will be queued * to the resource being reset. However, control path (IOCTL) may be active so * it is necessary to synchronize IOARRIN writes which pmcraid_reset_device * takes care by locking/unlocking host_lock. * * Return value * SUCCESS or FAILED */ static int pmcraid_eh_device_reset_handler(struct scsi_cmnd *scmd) { scmd_printk(KERN_INFO, scmd, "resetting device due to an I/O command timeout.\n"); return pmcraid_reset_device(scmd, PMCRAID_INTERNAL_TIMEOUT, RESET_DEVICE_LUN); } static int pmcraid_eh_bus_reset_handler(struct scsi_cmnd *scmd) { scmd_printk(KERN_INFO, scmd, "Doing bus reset due to an I/O command timeout.\n"); return pmcraid_reset_device(scmd, PMCRAID_RESET_BUS_TIMEOUT, RESET_DEVICE_BUS); } static int pmcraid_eh_target_reset_handler(struct scsi_cmnd *scmd) { scmd_printk(KERN_INFO, scmd, "Doing target reset due to an I/O command timeout.\n"); return pmcraid_reset_device(scmd, PMCRAID_INTERNAL_TIMEOUT, RESET_DEVICE_TARGET); } /** * pmcraid_eh_host_reset_handler - adapter reset handler callback * * @scmd: pointer to scsi_cmd that was sent to a resource of adapter * * Initiates adapter reset to bring it up to operational state * * Return value * SUCCESS or FAILED */ static int pmcraid_eh_host_reset_handler(struct scsi_cmnd *scmd) { unsigned long interval = 10000; /* 10 seconds interval */ int waits = jiffies_to_msecs(PMCRAID_RESET_HOST_TIMEOUT) / interval; struct pmcraid_instance *pinstance = (struct pmcraid_instance *)(scmd->device->host->hostdata); /* wait for an additional 150 seconds just in case firmware could come * up and if it could complete all the pending commands excluding the * two HCAM (CCN and LDN). */ while (waits--) { if (atomic_read(&pinstance->outstanding_cmds) <= PMCRAID_MAX_HCAM_CMD) return SUCCESS; msleep(interval); } dev_err(&pinstance->pdev->dev, "Adapter being reset due to an I/O command timeout.\n"); return pmcraid_reset_bringup(pinstance) == 0 ? SUCCESS : FAILED; } /** * pmcraid_init_ioadls - initializes IOADL related fields in IOARCB * @cmd: pmcraid command struct * @sgcount: count of scatter-gather elements * * Return value * returns pointer pmcraid_ioadl_desc, initialized to point to internal * or external IOADLs */ static struct pmcraid_ioadl_desc * pmcraid_init_ioadls(struct pmcraid_cmd *cmd, int sgcount) { struct pmcraid_ioadl_desc *ioadl; struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb; int ioadl_count = 0; if (ioarcb->add_cmd_param_length) ioadl_count = DIV_ROUND_UP(le16_to_cpu(ioarcb->add_cmd_param_length), 16); ioarcb->ioadl_length = cpu_to_le32(sizeof(struct pmcraid_ioadl_desc) * sgcount); if ((sgcount + ioadl_count) > (ARRAY_SIZE(ioarcb->add_data.u.ioadl))) { /* external ioadls start at offset 0x80 from control_block * structure, re-using 24 out of 27 ioadls part of IOARCB. * It is necessary to indicate to firmware that driver is * using ioadls to be treated as external to IOARCB. */ ioarcb->ioarcb_bus_addr &= cpu_to_le64(~(0x1FULL)); ioarcb->ioadl_bus_addr = cpu_to_le64((cmd->ioa_cb_bus_addr) + offsetof(struct pmcraid_ioarcb, add_data.u.ioadl[3])); ioadl = &ioarcb->add_data.u.ioadl[3]; } else { ioarcb->ioadl_bus_addr = cpu_to_le64((cmd->ioa_cb_bus_addr) + offsetof(struct pmcraid_ioarcb, add_data.u.ioadl[ioadl_count])); ioadl = &ioarcb->add_data.u.ioadl[ioadl_count]; ioarcb->ioarcb_bus_addr |= cpu_to_le64(DIV_ROUND_CLOSEST(sgcount + ioadl_count, 8)); } return ioadl; } /** * pmcraid_build_ioadl - Build a scatter/gather list and map the buffer * @pinstance: pointer to adapter instance structure * @cmd: pmcraid command struct * * This function is invoked by queuecommand entry point while sending a command * to firmware. This builds ioadl descriptors and sets up ioarcb fields. * * Return value: * 0 on success or -1 on failure */ static int pmcraid_build_ioadl( struct pmcraid_instance *pinstance, struct pmcraid_cmd *cmd ) { int i, nseg; struct scatterlist *sglist; struct scsi_cmnd *scsi_cmd = cmd->scsi_cmd; struct pmcraid_ioarcb *ioarcb = &(cmd->ioa_cb->ioarcb); struct pmcraid_ioadl_desc *ioadl; u32 length = scsi_bufflen(scsi_cmd); if (!length) return 0; nseg = scsi_dma_map(scsi_cmd); if (nseg < 0) { scmd_printk(KERN_ERR, scsi_cmd, "scsi_map_dma failed!\n"); return -1; } else if (nseg > PMCRAID_MAX_IOADLS) { scsi_dma_unmap(scsi_cmd); scmd_printk(KERN_ERR, scsi_cmd, "sg count is (%d) more than allowed!\n", nseg); return -1; } /* Initialize IOARCB data transfer length fields */ if (scsi_cmd->sc_data_direction == DMA_TO_DEVICE) ioarcb->request_flags0 |= TRANSFER_DIR_WRITE; ioarcb->request_flags0 |= NO_LINK_DESCS; ioarcb->data_transfer_length = cpu_to_le32(length); ioadl = pmcraid_init_ioadls(cmd, nseg); /* Initialize IOADL descriptor addresses */ scsi_for_each_sg(scsi_cmd, sglist, nseg, i) { ioadl[i].data_len = cpu_to_le32(sg_dma_len(sglist)); ioadl[i].address = cpu_to_le64(sg_dma_address(sglist)); ioadl[i].flags = 0; } /* setup last descriptor */ ioadl[i - 1].flags = IOADL_FLAGS_LAST_DESC; return 0; } /** * pmcraid_queuecommand_lck - Queue a mid-layer request * @scsi_cmd: scsi command struct * * This function queues a request generated by the mid-layer. Midlayer calls * this routine within host->lock. Some of the functions called by queuecommand * would use cmd block queue locks (free_pool_lock and pending_pool_lock) * * Return value: * 0 on success * SCSI_MLQUEUE_DEVICE_BUSY if device is busy * SCSI_MLQUEUE_HOST_BUSY if host is busy */ static int pmcraid_queuecommand_lck(struct scsi_cmnd *scsi_cmd) { struct pmcraid_instance *pinstance; struct pmcraid_resource_entry *res; struct pmcraid_ioarcb *ioarcb; struct pmcraid_cmd *cmd; u32 fw_version; int rc = 0; pinstance = (struct pmcraid_instance *)scsi_cmd->device->host->hostdata; fw_version = be16_to_cpu(pinstance->inq_data->fw_version); res = scsi_cmd->device->hostdata; scsi_cmd->result = (DID_OK << 16); /* if adapter is marked as dead, set result to DID_NO_CONNECT complete * the command */ if (pinstance->ioa_state == IOA_STATE_DEAD) { pmcraid_info("IOA is dead, but queuecommand is scheduled\n"); scsi_cmd->result = (DID_NO_CONNECT << 16); scsi_done(scsi_cmd); return 0; } /* If IOA reset is in progress, can't queue the commands */ if (pinstance->ioa_reset_in_progress) return SCSI_MLQUEUE_HOST_BUSY; /* Firmware doesn't support SYNCHRONIZE_CACHE command (0x35), complete * the command here itself with success return */ if (scsi_cmd->cmnd[0] == SYNCHRONIZE_CACHE) { pmcraid_info("SYNC_CACHE(0x35), completing in driver itself\n"); scsi_done(scsi_cmd); return 0; } /* initialize the command and IOARCB to be sent to IOA */ cmd = pmcraid_get_free_cmd(pinstance); if (cmd == NULL) { pmcraid_err("free command block is not available\n"); return SCSI_MLQUEUE_HOST_BUSY; } cmd->scsi_cmd = scsi_cmd; ioarcb = &(cmd->ioa_cb->ioarcb); memcpy(ioarcb->cdb, scsi_cmd->cmnd, scsi_cmd->cmd_len); ioarcb->resource_handle = res->cfg_entry.resource_handle; ioarcb->request_type = REQ_TYPE_SCSI; /* set hrrq number where the IOA should respond to. Note that all cmds * generated internally uses hrrq_id 0, exception to this is the cmd * block of scsi_cmd which is re-used (e.g. cancel/abort), which uses * hrrq_id assigned here in queuecommand */ ioarcb->hrrq_id = atomic_add_return(1, &(pinstance->last_message_id)) % pinstance->num_hrrq; cmd->cmd_done = pmcraid_io_done; if (RES_IS_GSCSI(res->cfg_entry) || RES_IS_VSET(res->cfg_entry)) { if (scsi_cmd->underflow == 0) ioarcb->request_flags0 |= INHIBIT_UL_CHECK; if (res->sync_reqd) { ioarcb->request_flags0 |= SYNC_COMPLETE; res->sync_reqd = 0; } ioarcb->request_flags0 |= NO_LINK_DESCS; if (scsi_cmd->flags & SCMD_TAGGED) ioarcb->request_flags1 |= TASK_TAG_SIMPLE; if (RES_IS_GSCSI(res->cfg_entry)) ioarcb->request_flags1 |= DELAY_AFTER_RESET; } rc = pmcraid_build_ioadl(pinstance, cmd); pmcraid_info("command (%d) CDB[0] = %x for %x:%x:%x:%x\n", le32_to_cpu(ioarcb->response_handle) >> 2, scsi_cmd->cmnd[0], pinstance->host->unique_id, RES_IS_VSET(res->cfg_entry) ? PMCRAID_VSET_BUS_ID : PMCRAID_PHYS_BUS_ID, RES_IS_VSET(res->cfg_entry) ? (fw_version <= PMCRAID_FW_VERSION_1 ? res->cfg_entry.unique_flags1 : le16_to_cpu(res->cfg_entry.array_id) & 0xFF) : RES_TARGET(res->cfg_entry.resource_address), RES_LUN(res->cfg_entry.resource_address)); if (likely(rc == 0)) { _pmcraid_fire_command(cmd); } else { pmcraid_err("queuecommand could not build ioadl\n"); pmcraid_return_cmd(cmd); rc = SCSI_MLQUEUE_HOST_BUSY; } return rc; } static DEF_SCSI_QCMD(pmcraid_queuecommand) /* * pmcraid_open -char node "open" entry, allowed only users with admin access */ static int pmcraid_chr_open(struct inode *inode, struct file *filep) { struct pmcraid_instance *pinstance; if (!capable(CAP_SYS_ADMIN)) return -EACCES; /* Populate adapter instance * pointer for use by ioctl */ pinstance = container_of(inode->i_cdev, struct pmcraid_instance, cdev); filep->private_data = pinstance; return 0; } /* * pmcraid_fasync - Async notifier registration from applications * * This function adds the calling process to a driver global queue. When an * event occurs, SIGIO will be sent to all processes in this queue. */ static int pmcraid_chr_fasync(int fd, struct file *filep, int mode) { struct pmcraid_instance *pinstance; int rc; pinstance = filep->private_data; mutex_lock(&pinstance->aen_queue_lock); rc = fasync_helper(fd, filep, mode, &pinstance->aen_queue); mutex_unlock(&pinstance->aen_queue_lock); return rc; } /** * pmcraid_ioctl_driver - ioctl handler for commands handled by driver itself * * @pinstance: pointer to adapter instance structure * @cmd: ioctl command passed in * @buflen: length of user_buffer * @user_buffer: user buffer pointer * * Return Value * 0 in case of success, otherwise appropriate error code */ static long pmcraid_ioctl_driver( struct pmcraid_instance *pinstance, unsigned int cmd, unsigned int buflen, void __user *user_buffer ) { int rc = -ENOSYS; switch (cmd) { case PMCRAID_IOCTL_RESET_ADAPTER: pmcraid_reset_bringup(pinstance); rc = 0; break; default: break; } return rc; } /** * pmcraid_check_ioctl_buffer - check for proper access to user buffer * * @cmd: ioctl command * @arg: user buffer * @hdr: pointer to kernel memory for pmcraid_ioctl_header * * Return Value * negetive error code if there are access issues, otherwise zero. * Upon success, returns ioctl header copied out of user buffer. */ static int pmcraid_check_ioctl_buffer( int cmd, void __user *arg, struct pmcraid_ioctl_header *hdr ) { int rc; if (copy_from_user(hdr, arg, sizeof(struct pmcraid_ioctl_header))) { pmcraid_err("couldn't copy ioctl header from user buffer\n"); return -EFAULT; } /* check for valid driver signature */ rc = memcmp(hdr->signature, PMCRAID_IOCTL_SIGNATURE, sizeof(hdr->signature)); if (rc) { pmcraid_err("signature verification failed\n"); return -EINVAL; } return 0; } /* * pmcraid_ioctl - char node ioctl entry point */ static long pmcraid_chr_ioctl( struct file *filep, unsigned int cmd, unsigned long arg ) { struct pmcraid_instance *pinstance = NULL; struct pmcraid_ioctl_header *hdr = NULL; void __user *argp = (void __user *)arg; int retval = -ENOTTY; hdr = kmalloc(sizeof(struct pmcraid_ioctl_header), GFP_KERNEL); if (!hdr) { pmcraid_err("failed to allocate memory for ioctl header\n"); return -ENOMEM; } retval = pmcraid_check_ioctl_buffer(cmd, argp, hdr); if (retval) { pmcraid_info("chr_ioctl: header check failed\n"); kfree(hdr); return retval; } pinstance = filep->private_data; if (!pinstance) { pmcraid_info("adapter instance is not found\n"); kfree(hdr); return -ENOTTY; } switch (_IOC_TYPE(cmd)) { case PMCRAID_DRIVER_IOCTL: arg += sizeof(struct pmcraid_ioctl_header); retval = pmcraid_ioctl_driver(pinstance, cmd, hdr->buffer_length, argp); break; default: retval = -ENOTTY; break; } kfree(hdr); return retval; } /* * File operations structure for management interface */ static const struct file_operations pmcraid_fops = { .owner = THIS_MODULE, .open = pmcraid_chr_open, .fasync = pmcraid_chr_fasync, .unlocked_ioctl = pmcraid_chr_ioctl, .compat_ioctl = compat_ptr_ioctl, .llseek = noop_llseek, }; /** * pmcraid_show_log_level - Display adapter's error logging level * @dev: class device struct * @attr: unused * @buf: buffer * * Return value: * number of bytes printed to buffer */ static ssize_t pmcraid_show_log_level( struct device *dev, struct device_attribute *attr, char *buf) { struct Scsi_Host *shost = class_to_shost(dev); struct pmcraid_instance *pinstance = (struct pmcraid_instance *)shost->hostdata; return snprintf(buf, PAGE_SIZE, "%d\n", pinstance->current_log_level); } /** * pmcraid_store_log_level - Change the adapter's error logging level * @dev: class device struct * @attr: unused * @buf: buffer * @count: not used * * Return value: * number of bytes printed to buffer */ static ssize_t pmcraid_store_log_level( struct device *dev, struct device_attribute *attr, const char *buf, size_t count ) { struct Scsi_Host *shost; struct pmcraid_instance *pinstance; u8 val; if (kstrtou8(buf, 10, &val)) return -EINVAL; /* log-level should be from 0 to 2 */ if (val > 2) return -EINVAL; shost = class_to_shost(dev); pinstance = (struct pmcraid_instance *)shost->hostdata; pinstance->current_log_level = val; return strlen(buf); } static struct device_attribute pmcraid_log_level_attr = { .attr = { .name = "log_level", .mode = S_IRUGO | S_IWUSR, }, .show = pmcraid_show_log_level, .store = pmcraid_store_log_level, }; /** * pmcraid_show_drv_version - Display driver version * @dev: class device struct * @attr: unused * @buf: buffer * * Return value: * number of bytes printed to buffer */ static ssize_t pmcraid_show_drv_version( struct device *dev, struct device_attribute *attr, char *buf ) { return snprintf(buf, PAGE_SIZE, "version: %s\n", PMCRAID_DRIVER_VERSION); } static struct device_attribute pmcraid_driver_version_attr = { .attr = { .name = "drv_version", .mode = S_IRUGO, }, .show = pmcraid_show_drv_version, }; /** * pmcraid_show_adapter_id - Display driver assigned adapter id * @dev: class device struct * @attr: unused * @buf: buffer * * Return value: * number of bytes printed to buffer */ static ssize_t pmcraid_show_adapter_id( struct device *dev, struct device_attribute *attr, char *buf ) { struct Scsi_Host *shost = class_to_shost(dev); struct pmcraid_instance *pinstance = (struct pmcraid_instance *)shost->hostdata; u32 adapter_id = (pinstance->pdev->bus->number << 8) | pinstance->pdev->devfn; u32 aen_group = pmcraid_event_family.id; return snprintf(buf, PAGE_SIZE, "adapter id: %d\nminor: %d\naen group: %d\n", adapter_id, MINOR(pinstance->cdev.dev), aen_group); } static struct device_attribute pmcraid_adapter_id_attr = { .attr = { .name = "adapter_id", .mode = S_IRUGO, }, .show = pmcraid_show_adapter_id, }; static struct attribute *pmcraid_host_attrs[] = { &pmcraid_log_level_attr.attr, &pmcraid_driver_version_attr.attr, &pmcraid_adapter_id_attr.attr, NULL, }; ATTRIBUTE_GROUPS(pmcraid_host); /* host template structure for pmcraid driver */ static const struct scsi_host_template pmcraid_host_template = { .module = THIS_MODULE, .name = PMCRAID_DRIVER_NAME, .queuecommand = pmcraid_queuecommand, .eh_abort_handler = pmcraid_eh_abort_handler, .eh_bus_reset_handler = pmcraid_eh_bus_reset_handler, .eh_target_reset_handler = pmcraid_eh_target_reset_handler, .eh_device_reset_handler = pmcraid_eh_device_reset_handler, .eh_host_reset_handler = pmcraid_eh_host_reset_handler, .slave_alloc = pmcraid_slave_alloc, .slave_configure = pmcraid_slave_configure, .slave_destroy = pmcraid_slave_destroy, .change_queue_depth = pmcraid_change_queue_depth, .can_queue = PMCRAID_MAX_IO_CMD, .this_id = -1, .sg_tablesize = PMCRAID_MAX_IOADLS, .max_sectors = PMCRAID_IOA_MAX_SECTORS, .no_write_same = 1, .cmd_per_lun = PMCRAID_MAX_CMD_PER_LUN, .shost_groups = pmcraid_host_groups, .proc_name = PMCRAID_DRIVER_NAME, }; /* * pmcraid_isr_msix - implements MSI-X interrupt handling routine * @irq: interrupt vector number * @dev_id: pointer hrrq_vector * * Return Value * IRQ_HANDLED if interrupt is handled or IRQ_NONE if ignored */ static irqreturn_t pmcraid_isr_msix(int irq, void *dev_id) { struct pmcraid_isr_param *hrrq_vector; struct pmcraid_instance *pinstance; unsigned long lock_flags; u32 intrs_val; int hrrq_id; hrrq_vector = (struct pmcraid_isr_param *)dev_id; hrrq_id = hrrq_vector->hrrq_id; pinstance = hrrq_vector->drv_inst; if (!hrrq_id) { /* Read the interrupt */ intrs_val = pmcraid_read_interrupts(pinstance); if (intrs_val && ((ioread32(pinstance->int_regs.host_ioa_interrupt_reg) & DOORBELL_INTR_MSIX_CLR) == 0)) { /* Any error interrupts including unit_check, * initiate IOA reset.In case of unit check indicate * to reset_sequence that IOA unit checked and prepare * for a dump during reset sequence */ if (intrs_val & PMCRAID_ERROR_INTERRUPTS) { if (intrs_val & INTRS_IOA_UNIT_CHECK) pinstance->ioa_unit_check = 1; pmcraid_err("ISR: error interrupts: %x \ initiating reset\n", intrs_val); spin_lock_irqsave(pinstance->host->host_lock, lock_flags); pmcraid_initiate_reset(pinstance); spin_unlock_irqrestore( pinstance->host->host_lock, lock_flags); } /* If interrupt was as part of the ioa initialization, * clear it. Delete the timer and wakeup the * reset engine to proceed with reset sequence */ if (intrs_val & INTRS_TRANSITION_TO_OPERATIONAL) pmcraid_clr_trans_op(pinstance); /* Clear the interrupt register by writing * to host to ioa doorbell. Once done * FW will clear the interrupt. */ iowrite32(DOORBELL_INTR_MSIX_CLR, pinstance->int_regs.host_ioa_interrupt_reg); ioread32(pinstance->int_regs.host_ioa_interrupt_reg); } } tasklet_schedule(&(pinstance->isr_tasklet[hrrq_id])); return IRQ_HANDLED; } /** * pmcraid_isr - implements legacy interrupt handling routine * * @irq: interrupt vector number * @dev_id: pointer hrrq_vector * * Return Value * IRQ_HANDLED if interrupt is handled or IRQ_NONE if ignored */ static irqreturn_t pmcraid_isr(int irq, void *dev_id) { struct pmcraid_isr_param *hrrq_vector; struct pmcraid_instance *pinstance; u32 intrs; unsigned long lock_flags; int hrrq_id = 0; /* In case of legacy interrupt mode where interrupts are shared across * isrs, it may be possible that the current interrupt is not from IOA */ if (!dev_id) { printk(KERN_INFO "%s(): NULL host pointer\n", __func__); return IRQ_NONE; } hrrq_vector = (struct pmcraid_isr_param *)dev_id; pinstance = hrrq_vector->drv_inst; intrs = pmcraid_read_interrupts(pinstance); if (unlikely((intrs & PMCRAID_PCI_INTERRUPTS) == 0)) return IRQ_NONE; /* Any error interrupts including unit_check, initiate IOA reset. * In case of unit check indicate to reset_sequence that IOA unit * checked and prepare for a dump during reset sequence */ if (intrs & PMCRAID_ERROR_INTERRUPTS) { if (intrs & INTRS_IOA_UNIT_CHECK) pinstance->ioa_unit_check = 1; iowrite32(intrs, pinstance->int_regs.ioa_host_interrupt_clr_reg); pmcraid_err("ISR: error interrupts: %x initiating reset\n", intrs); intrs = ioread32( pinstance->int_regs.ioa_host_interrupt_clr_reg); spin_lock_irqsave(pinstance->host->host_lock, lock_flags); pmcraid_initiate_reset(pinstance); spin_unlock_irqrestore(pinstance->host->host_lock, lock_flags); } else { /* If interrupt was as part of the ioa initialization, * clear. Delete the timer and wakeup the * reset engine to proceed with reset sequence */ if (intrs & INTRS_TRANSITION_TO_OPERATIONAL) { pmcraid_clr_trans_op(pinstance); } else { iowrite32(intrs, pinstance->int_regs.ioa_host_interrupt_clr_reg); ioread32( pinstance->int_regs.ioa_host_interrupt_clr_reg); tasklet_schedule( &(pinstance->isr_tasklet[hrrq_id])); } } return IRQ_HANDLED; } /** * pmcraid_worker_function - worker thread function * * @workp: pointer to struct work queue * * Return Value * None */ static void pmcraid_worker_function(struct work_struct *workp) { struct pmcraid_instance *pinstance; struct pmcraid_resource_entry *res; struct pmcraid_resource_entry *temp; struct scsi_device *sdev; unsigned long lock_flags; unsigned long host_lock_flags; u16 fw_version; u8 bus, target, lun; pinstance = container_of(workp, struct pmcraid_instance, worker_q); /* add resources only after host is added into system */ if (!atomic_read(&pinstance->expose_resources)) return; fw_version = be16_to_cpu(pinstance->inq_data->fw_version); spin_lock_irqsave(&pinstance->resource_lock, lock_flags); list_for_each_entry_safe(res, temp, &pinstance->used_res_q, queue) { if (res->change_detected == RES_CHANGE_DEL && res->scsi_dev) { sdev = res->scsi_dev; /* host_lock must be held before calling * scsi_device_get */ spin_lock_irqsave(pinstance->host->host_lock, host_lock_flags); if (!scsi_device_get(sdev)) { spin_unlock_irqrestore( pinstance->host->host_lock, host_lock_flags); pmcraid_info("deleting %x from midlayer\n", res->cfg_entry.resource_address); list_move_tail(&res->queue, &pinstance->free_res_q); spin_unlock_irqrestore( &pinstance->resource_lock, lock_flags); scsi_remove_device(sdev); scsi_device_put(sdev); spin_lock_irqsave(&pinstance->resource_lock, lock_flags); res->change_detected = 0; } else { spin_unlock_irqrestore( pinstance->host->host_lock, host_lock_flags); } } } list_for_each_entry(res, &pinstance->used_res_q, queue) { if (res->change_detected == RES_CHANGE_ADD) { if (!pmcraid_expose_resource(fw_version, &res->cfg_entry)) continue; if (RES_IS_VSET(res->cfg_entry)) { bus = PMCRAID_VSET_BUS_ID; if (fw_version <= PMCRAID_FW_VERSION_1) target = res->cfg_entry.unique_flags1; else target = le16_to_cpu(res->cfg_entry.array_id) & 0xFF; lun = PMCRAID_VSET_LUN_ID; } else { bus = PMCRAID_PHYS_BUS_ID; target = RES_TARGET( res->cfg_entry.resource_address); lun = RES_LUN(res->cfg_entry.resource_address); } res->change_detected = 0; spin_unlock_irqrestore(&pinstance->resource_lock, lock_flags); scsi_add_device(pinstance->host, bus, target, lun); spin_lock_irqsave(&pinstance->resource_lock, lock_flags); } } spin_unlock_irqrestore(&pinstance->resource_lock, lock_flags); } /** * pmcraid_tasklet_function - Tasklet function * * @instance: pointer to msix param structure * * Return Value * None */ static void pmcraid_tasklet_function(unsigned long instance) { struct pmcraid_isr_param *hrrq_vector; struct pmcraid_instance *pinstance; unsigned long hrrq_lock_flags; unsigned long pending_lock_flags; unsigned long host_lock_flags; spinlock_t *lockp; /* hrrq buffer lock */ int id; u32 resp; hrrq_vector = (struct pmcraid_isr_param *)instance; pinstance = hrrq_vector->drv_inst; id = hrrq_vector->hrrq_id; lockp = &(pinstance->hrrq_lock[id]); /* loop through each of the commands responded by IOA. Each HRRQ buf is * protected by its own lock. Traversals must be done within this lock * as there may be multiple tasklets running on multiple CPUs. Note * that the lock is held just for picking up the response handle and * manipulating hrrq_curr/toggle_bit values. */ spin_lock_irqsave(lockp, hrrq_lock_flags); resp = le32_to_cpu(*(pinstance->hrrq_curr[id])); while ((resp & HRRQ_TOGGLE_BIT) == pinstance->host_toggle_bit[id]) { int cmd_index = resp >> 2; struct pmcraid_cmd *cmd = NULL; if (pinstance->hrrq_curr[id] < pinstance->hrrq_end[id]) { pinstance->hrrq_curr[id]++; } else { pinstance->hrrq_curr[id] = pinstance->hrrq_start[id]; pinstance->host_toggle_bit[id] ^= 1u; } if (cmd_index >= PMCRAID_MAX_CMD) { /* In case of invalid response handle, log message */ pmcraid_err("Invalid response handle %d\n", cmd_index); resp = le32_to_cpu(*(pinstance->hrrq_curr[id])); continue; } cmd = pinstance->cmd_list[cmd_index]; spin_unlock_irqrestore(lockp, hrrq_lock_flags); spin_lock_irqsave(&pinstance->pending_pool_lock, pending_lock_flags); list_del(&cmd->free_list); spin_unlock_irqrestore(&pinstance->pending_pool_lock, pending_lock_flags); del_timer(&cmd->timer); atomic_dec(&pinstance->outstanding_cmds); if (cmd->cmd_done == pmcraid_ioa_reset) { spin_lock_irqsave(pinstance->host->host_lock, host_lock_flags); cmd->cmd_done(cmd); spin_unlock_irqrestore(pinstance->host->host_lock, host_lock_flags); } else if (cmd->cmd_done != NULL) { cmd->cmd_done(cmd); } /* loop over until we are done with all responses */ spin_lock_irqsave(lockp, hrrq_lock_flags); resp = le32_to_cpu(*(pinstance->hrrq_curr[id])); } spin_unlock_irqrestore(lockp, hrrq_lock_flags); } /** * pmcraid_unregister_interrupt_handler - de-register interrupts handlers * @pinstance: pointer to adapter instance structure * * This routine un-registers registered interrupt handler and * also frees irqs/vectors. * * Retun Value * None */ static void pmcraid_unregister_interrupt_handler(struct pmcraid_instance *pinstance) { struct pci_dev *pdev = pinstance->pdev; int i; for (i = 0; i < pinstance->num_hrrq; i++) free_irq(pci_irq_vector(pdev, i), &pinstance->hrrq_vector[i]); pinstance->interrupt_mode = 0; pci_free_irq_vectors(pdev); } /** * pmcraid_register_interrupt_handler - registers interrupt handler * @pinstance: pointer to per-adapter instance structure * * Return Value * 0 on success, non-zero error code otherwise. */ static int pmcraid_register_interrupt_handler(struct pmcraid_instance *pinstance) { struct pci_dev *pdev = pinstance->pdev; unsigned int irq_flag = PCI_IRQ_LEGACY, flag; int num_hrrq, rc, i; irq_handler_t isr; if (pmcraid_enable_msix) irq_flag |= PCI_IRQ_MSIX; num_hrrq = pci_alloc_irq_vectors(pdev, 1, PMCRAID_NUM_MSIX_VECTORS, irq_flag); if (num_hrrq < 0) return num_hrrq; if (pdev->msix_enabled) { flag = 0; isr = pmcraid_isr_msix; } else { flag = IRQF_SHARED; isr = pmcraid_isr; } for (i = 0; i < num_hrrq; i++) { struct pmcraid_isr_param *vec = &pinstance->hrrq_vector[i]; vec->hrrq_id = i; vec->drv_inst = pinstance; rc = request_irq(pci_irq_vector(pdev, i), isr, flag, PMCRAID_DRIVER_NAME, vec); if (rc) goto out_unwind; } pinstance->num_hrrq = num_hrrq; if (pdev->msix_enabled) { pinstance->interrupt_mode = 1; iowrite32(DOORBELL_INTR_MODE_MSIX, pinstance->int_regs.host_ioa_interrupt_reg); ioread32(pinstance->int_regs.host_ioa_interrupt_reg); } return 0; out_unwind: while (--i >= 0) free_irq(pci_irq_vector(pdev, i), &pinstance->hrrq_vector[i]); pci_free_irq_vectors(pdev); return rc; } /** * pmcraid_release_cmd_blocks - release buufers allocated for command blocks * @pinstance: per adapter instance structure pointer * @max_index: number of buffer blocks to release * * Return Value * None */ static void pmcraid_release_cmd_blocks(struct pmcraid_instance *pinstance, int max_index) { int i; for (i = 0; i < max_index; i++) { kmem_cache_free(pinstance->cmd_cachep, pinstance->cmd_list[i]); pinstance->cmd_list[i] = NULL; } kmem_cache_destroy(pinstance->cmd_cachep); pinstance->cmd_cachep = NULL; } /** * pmcraid_release_control_blocks - releases buffers alloced for control blocks * @pinstance: pointer to per adapter instance structure * @max_index: number of buffers (from 0 onwards) to release * * This function assumes that the command blocks for which control blocks are * linked are not released. * * Return Value * None */ static void pmcraid_release_control_blocks( struct pmcraid_instance *pinstance, int max_index ) { int i; if (pinstance->control_pool == NULL) return; for (i = 0; i < max_index; i++) { dma_pool_free(pinstance->control_pool, pinstance->cmd_list[i]->ioa_cb, pinstance->cmd_list[i]->ioa_cb_bus_addr); pinstance->cmd_list[i]->ioa_cb = NULL; pinstance->cmd_list[i]->ioa_cb_bus_addr = 0; } dma_pool_destroy(pinstance->control_pool); pinstance->control_pool = NULL; } /** * pmcraid_allocate_cmd_blocks - allocate memory for cmd block structures * @pinstance: pointer to per adapter instance structure * * Allocates memory for command blocks using kernel slab allocator. * * Return Value * 0 in case of success; -ENOMEM in case of failure */ static int pmcraid_allocate_cmd_blocks(struct pmcraid_instance *pinstance) { int i; sprintf(pinstance->cmd_pool_name, "pmcraid_cmd_pool_%d", pinstance->host->unique_id); pinstance->cmd_cachep = kmem_cache_create( pinstance->cmd_pool_name, sizeof(struct pmcraid_cmd), 0, SLAB_HWCACHE_ALIGN, NULL); if (!pinstance->cmd_cachep) return -ENOMEM; for (i = 0; i < PMCRAID_MAX_CMD; i++) { pinstance->cmd_list[i] = kmem_cache_alloc(pinstance->cmd_cachep, GFP_KERNEL); if (!pinstance->cmd_list[i]) { pmcraid_release_cmd_blocks(pinstance, i); return -ENOMEM; } } return 0; } /** * pmcraid_allocate_control_blocks - allocates memory control blocks * @pinstance : pointer to per adapter instance structure * * This function allocates PCI memory for DMAable buffers like IOARCB, IOADLs * and IOASAs. This is called after command blocks are already allocated. * * Return Value * 0 in case it can allocate all control blocks, otherwise -ENOMEM */ static int pmcraid_allocate_control_blocks(struct pmcraid_instance *pinstance) { int i; sprintf(pinstance->ctl_pool_name, "pmcraid_control_pool_%d", pinstance->host->unique_id); pinstance->control_pool = dma_pool_create(pinstance->ctl_pool_name, &pinstance->pdev->dev, sizeof(struct pmcraid_control_block), PMCRAID_IOARCB_ALIGNMENT, 0); if (!pinstance->control_pool) return -ENOMEM; for (i = 0; i < PMCRAID_MAX_CMD; i++) { pinstance->cmd_list[i]->ioa_cb = dma_pool_zalloc( pinstance->control_pool, GFP_KERNEL, &(pinstance->cmd_list[i]->ioa_cb_bus_addr)); if (!pinstance->cmd_list[i]->ioa_cb) { pmcraid_release_control_blocks(pinstance, i); return -ENOMEM; } } return 0; } /** * pmcraid_release_host_rrqs - release memory allocated for hrrq buffer(s) * @pinstance: pointer to per adapter instance structure * @maxindex: size of hrrq buffer pointer array * * Return Value * None */ static void pmcraid_release_host_rrqs(struct pmcraid_instance *pinstance, int maxindex) { int i; for (i = 0; i < maxindex; i++) { dma_free_coherent(&pinstance->pdev->dev, HRRQ_ENTRY_SIZE * PMCRAID_MAX_CMD, pinstance->hrrq_start[i], pinstance->hrrq_start_bus_addr[i]); /* reset pointers and toggle bit to zeros */ pinstance->hrrq_start[i] = NULL; pinstance->hrrq_start_bus_addr[i] = 0; pinstance->host_toggle_bit[i] = 0; } } /** * pmcraid_allocate_host_rrqs - Allocate and initialize host RRQ buffers * @pinstance: pointer to per adapter instance structure * * Return value * 0 hrrq buffers are allocated, -ENOMEM otherwise. */ static int pmcraid_allocate_host_rrqs(struct pmcraid_instance *pinstance) { int i, buffer_size; buffer_size = HRRQ_ENTRY_SIZE * PMCRAID_MAX_CMD; for (i = 0; i < pinstance->num_hrrq; i++) { pinstance->hrrq_start[i] = dma_alloc_coherent(&pinstance->pdev->dev, buffer_size, &pinstance->hrrq_start_bus_addr[i], GFP_KERNEL); if (!pinstance->hrrq_start[i]) { pmcraid_err("pci_alloc failed for hrrq vector : %d\n", i); pmcraid_release_host_rrqs(pinstance, i); return -ENOMEM; } pinstance->hrrq_curr[i] = pinstance->hrrq_start[i]; pinstance->hrrq_end[i] = pinstance->hrrq_start[i] + PMCRAID_MAX_CMD - 1; pinstance->host_toggle_bit[i] = 1; spin_lock_init(&pinstance->hrrq_lock[i]); } return 0; } /** * pmcraid_release_hcams - release HCAM buffers * * @pinstance: pointer to per adapter instance structure * * Return value * none */ static void pmcraid_release_hcams(struct pmcraid_instance *pinstance) { if (pinstance->ccn.msg != NULL) { dma_free_coherent(&pinstance->pdev->dev, PMCRAID_AEN_HDR_SIZE + sizeof(struct pmcraid_hcam_ccn_ext), pinstance->ccn.msg, pinstance->ccn.baddr); pinstance->ccn.msg = NULL; pinstance->ccn.hcam = NULL; pinstance->ccn.baddr = 0; } if (pinstance->ldn.msg != NULL) { dma_free_coherent(&pinstance->pdev->dev, PMCRAID_AEN_HDR_SIZE + sizeof(struct pmcraid_hcam_ldn), pinstance->ldn.msg, pinstance->ldn.baddr); pinstance->ldn.msg = NULL; pinstance->ldn.hcam = NULL; pinstance->ldn.baddr = 0; } } /** * pmcraid_allocate_hcams - allocates HCAM buffers * @pinstance : pointer to per adapter instance structure * * Return Value: * 0 in case of successful allocation, non-zero otherwise */ static int pmcraid_allocate_hcams(struct pmcraid_instance *pinstance) { pinstance->ccn.msg = dma_alloc_coherent(&pinstance->pdev->dev, PMCRAID_AEN_HDR_SIZE + sizeof(struct pmcraid_hcam_ccn_ext), &pinstance->ccn.baddr, GFP_KERNEL); pinstance->ldn.msg = dma_alloc_coherent(&pinstance->pdev->dev, PMCRAID_AEN_HDR_SIZE + sizeof(struct pmcraid_hcam_ldn), &pinstance->ldn.baddr, GFP_KERNEL); if (pinstance->ldn.msg == NULL || pinstance->ccn.msg == NULL) { pmcraid_release_hcams(pinstance); } else { pinstance->ccn.hcam = (void *)pinstance->ccn.msg + PMCRAID_AEN_HDR_SIZE; pinstance->ldn.hcam = (void *)pinstance->ldn.msg + PMCRAID_AEN_HDR_SIZE; atomic_set(&pinstance->ccn.ignore, 0); atomic_set(&pinstance->ldn.ignore, 0); } return (pinstance->ldn.msg == NULL) ? -ENOMEM : 0; } /** * pmcraid_release_config_buffers - release config.table buffers * @pinstance: pointer to per adapter instance structure * * Return Value * none */ static void pmcraid_release_config_buffers(struct pmcraid_instance *pinstance) { if (pinstance->cfg_table != NULL && pinstance->cfg_table_bus_addr != 0) { dma_free_coherent(&pinstance->pdev->dev, sizeof(struct pmcraid_config_table), pinstance->cfg_table, pinstance->cfg_table_bus_addr); pinstance->cfg_table = NULL; pinstance->cfg_table_bus_addr = 0; } if (pinstance->res_entries != NULL) { int i; for (i = 0; i < PMCRAID_MAX_RESOURCES; i++) list_del(&pinstance->res_entries[i].queue); kfree(pinstance->res_entries); pinstance->res_entries = NULL; } pmcraid_release_hcams(pinstance); } /** * pmcraid_allocate_config_buffers - allocates DMAable memory for config table * @pinstance : pointer to per adapter instance structure * * Return Value * 0 for successful allocation, -ENOMEM for any failure */ static int pmcraid_allocate_config_buffers(struct pmcraid_instance *pinstance) { int i; pinstance->res_entries = kcalloc(PMCRAID_MAX_RESOURCES, sizeof(struct pmcraid_resource_entry), GFP_KERNEL); if (NULL == pinstance->res_entries) { pmcraid_err("failed to allocate memory for resource table\n"); return -ENOMEM; } for (i = 0; i < PMCRAID_MAX_RESOURCES; i++) list_add_tail(&pinstance->res_entries[i].queue, &pinstance->free_res_q); pinstance->cfg_table = dma_alloc_coherent(&pinstance->pdev->dev, sizeof(struct pmcraid_config_table), &pinstance->cfg_table_bus_addr, GFP_KERNEL); if (NULL == pinstance->cfg_table) { pmcraid_err("couldn't alloc DMA memory for config table\n"); pmcraid_release_config_buffers(pinstance); return -ENOMEM; } if (pmcraid_allocate_hcams(pinstance)) { pmcraid_err("could not alloc DMA memory for HCAMS\n"); pmcraid_release_config_buffers(pinstance); return -ENOMEM; } return 0; } /** * pmcraid_init_tasklets - registers tasklets for response handling * * @pinstance: pointer adapter instance structure * * Return value * none */ static void pmcraid_init_tasklets(struct pmcraid_instance *pinstance) { int i; for (i = 0; i < pinstance->num_hrrq; i++) tasklet_init(&pinstance->isr_tasklet[i], pmcraid_tasklet_function, (unsigned long)&pinstance->hrrq_vector[i]); } /** * pmcraid_kill_tasklets - destroys tasklets registered for response handling * * @pinstance: pointer to adapter instance structure * * Return value * none */ static void pmcraid_kill_tasklets(struct pmcraid_instance *pinstance) { int i; for (i = 0; i < pinstance->num_hrrq; i++) tasklet_kill(&pinstance->isr_tasklet[i]); } /** * pmcraid_release_buffers - release per-adapter buffers allocated * * @pinstance: pointer to adapter soft state * * Return Value * none */ static void pmcraid_release_buffers(struct pmcraid_instance *pinstance) { pmcraid_release_config_buffers(pinstance); pmcraid_release_control_blocks(pinstance, PMCRAID_MAX_CMD); pmcraid_release_cmd_blocks(pinstance, PMCRAID_MAX_CMD); pmcraid_release_host_rrqs(pinstance, pinstance->num_hrrq); if (pinstance->inq_data != NULL) { dma_free_coherent(&pinstance->pdev->dev, sizeof(struct pmcraid_inquiry_data), pinstance->inq_data, pinstance->inq_data_baddr); pinstance->inq_data = NULL; pinstance->inq_data_baddr = 0; } if (pinstance->timestamp_data != NULL) { dma_free_coherent(&pinstance->pdev->dev, sizeof(struct pmcraid_timestamp_data), pinstance->timestamp_data, pinstance->timestamp_data_baddr); pinstance->timestamp_data = NULL; pinstance->timestamp_data_baddr = 0; } } /** * pmcraid_init_buffers - allocates memory and initializes various structures * @pinstance: pointer to per adapter instance structure * * This routine pre-allocates memory based on the type of block as below: * cmdblocks(PMCRAID_MAX_CMD): kernel memory using kernel's slab_allocator, * IOARCBs(PMCRAID_MAX_CMD) : DMAable memory, using pci pool allocator * config-table entries : DMAable memory using dma_alloc_coherent * HostRRQs : DMAable memory, using dma_alloc_coherent * * Return Value * 0 in case all of the blocks are allocated, -ENOMEM otherwise. */ static int pmcraid_init_buffers(struct pmcraid_instance *pinstance) { int i; if (pmcraid_allocate_host_rrqs(pinstance)) { pmcraid_err("couldn't allocate memory for %d host rrqs\n", pinstance->num_hrrq); return -ENOMEM; } if (pmcraid_allocate_config_buffers(pinstance)) { pmcraid_err("couldn't allocate memory for config buffers\n"); pmcraid_release_host_rrqs(pinstance, pinstance->num_hrrq); return -ENOMEM; } if (pmcraid_allocate_cmd_blocks(pinstance)) { pmcraid_err("couldn't allocate memory for cmd blocks\n"); pmcraid_release_config_buffers(pinstance); pmcraid_release_host_rrqs(pinstance, pinstance->num_hrrq); return -ENOMEM; } if (pmcraid_allocate_control_blocks(pinstance)) { pmcraid_err("couldn't allocate memory control blocks\n"); pmcraid_release_config_buffers(pinstance); pmcraid_release_cmd_blocks(pinstance, PMCRAID_MAX_CMD); pmcraid_release_host_rrqs(pinstance, pinstance->num_hrrq); return -ENOMEM; } /* allocate DMAable memory for page D0 INQUIRY buffer */ pinstance->inq_data = dma_alloc_coherent(&pinstance->pdev->dev, sizeof(struct pmcraid_inquiry_data), &pinstance->inq_data_baddr, GFP_KERNEL); if (pinstance->inq_data == NULL) { pmcraid_err("couldn't allocate DMA memory for INQUIRY\n"); pmcraid_release_buffers(pinstance); return -ENOMEM; } /* allocate DMAable memory for set timestamp data buffer */ pinstance->timestamp_data = dma_alloc_coherent(&pinstance->pdev->dev, sizeof(struct pmcraid_timestamp_data), &pinstance->timestamp_data_baddr, GFP_KERNEL); if (pinstance->timestamp_data == NULL) { pmcraid_err("couldn't allocate DMA memory for \ set time_stamp \n"); pmcraid_release_buffers(pinstance); return -ENOMEM; } /* Initialize all the command blocks and add them to free pool. No * need to lock (free_pool_lock) as this is done in initialization * itself */ for (i = 0; i < PMCRAID_MAX_CMD; i++) { struct pmcraid_cmd *cmdp = pinstance->cmd_list[i]; pmcraid_init_cmdblk(cmdp, i); cmdp->drv_inst = pinstance; list_add_tail(&cmdp->free_list, &pinstance->free_cmd_pool); } return 0; } /** * pmcraid_reinit_buffers - resets various buffer pointers * @pinstance: pointer to adapter instance * Return value * none */ static void pmcraid_reinit_buffers(struct pmcraid_instance *pinstance) { int i; int buffer_size = HRRQ_ENTRY_SIZE * PMCRAID_MAX_CMD; for (i = 0; i < pinstance->num_hrrq; i++) { memset(pinstance->hrrq_start[i], 0, buffer_size); pinstance->hrrq_curr[i] = pinstance->hrrq_start[i]; pinstance->hrrq_end[i] = pinstance->hrrq_start[i] + PMCRAID_MAX_CMD - 1; pinstance->host_toggle_bit[i] = 1; } } /** * pmcraid_init_instance - initialize per instance data structure * @pdev: pointer to pci device structure * @host: pointer to Scsi_Host structure * @mapped_pci_addr: memory mapped IOA configuration registers * * Return Value * 0 on success, non-zero in case of any failure */ static int pmcraid_init_instance(struct pci_dev *pdev, struct Scsi_Host *host, void __iomem *mapped_pci_addr) { struct pmcraid_instance *pinstance = (struct pmcraid_instance *)host->hostdata; pinstance->host = host; pinstance->pdev = pdev; /* Initialize register addresses */ pinstance->mapped_dma_addr = mapped_pci_addr; /* Initialize chip-specific details */ { struct pmcraid_chip_details *chip_cfg = pinstance->chip_cfg; struct pmcraid_interrupts *pint_regs = &pinstance->int_regs; pinstance->ioarrin = mapped_pci_addr + chip_cfg->ioarrin; pint_regs->ioa_host_interrupt_reg = mapped_pci_addr + chip_cfg->ioa_host_intr; pint_regs->ioa_host_interrupt_clr_reg = mapped_pci_addr + chip_cfg->ioa_host_intr_clr; pint_regs->ioa_host_msix_interrupt_reg = mapped_pci_addr + chip_cfg->ioa_host_msix_intr; pint_regs->host_ioa_interrupt_reg = mapped_pci_addr + chip_cfg->host_ioa_intr; pint_regs->host_ioa_interrupt_clr_reg = mapped_pci_addr + chip_cfg->host_ioa_intr_clr; /* Current version of firmware exposes interrupt mask set * and mask clr registers through memory mapped bar0. */ pinstance->mailbox = mapped_pci_addr + chip_cfg->mailbox; pinstance->ioa_status = mapped_pci_addr + chip_cfg->ioastatus; pint_regs->ioa_host_interrupt_mask_reg = mapped_pci_addr + chip_cfg->ioa_host_mask; pint_regs->ioa_host_interrupt_mask_clr_reg = mapped_pci_addr + chip_cfg->ioa_host_mask_clr; pint_regs->global_interrupt_mask_reg = mapped_pci_addr + chip_cfg->global_intr_mask; } pinstance->ioa_reset_attempts = 0; init_waitqueue_head(&pinstance->reset_wait_q); atomic_set(&pinstance->outstanding_cmds, 0); atomic_set(&pinstance->last_message_id, 0); atomic_set(&pinstance->expose_resources, 0); INIT_LIST_HEAD(&pinstance->free_res_q); INIT_LIST_HEAD(&pinstance->used_res_q); INIT_LIST_HEAD(&pinstance->free_cmd_pool); INIT_LIST_HEAD(&pinstance->pending_cmd_pool); spin_lock_init(&pinstance->free_pool_lock); spin_lock_init(&pinstance->pending_pool_lock); spin_lock_init(&pinstance->resource_lock); mutex_init(&pinstance->aen_queue_lock); /* Work-queue (Shared) for deferred processing error handling */ INIT_WORK(&pinstance->worker_q, pmcraid_worker_function); /* Initialize the default log_level */ pinstance->current_log_level = pmcraid_log_level; /* Setup variables required for reset engine */ pinstance->ioa_state = IOA_STATE_UNKNOWN; pinstance->reset_cmd = NULL; return 0; } /** * pmcraid_shutdown - shutdown adapter controller. * @pdev: pci device struct * * Issues an adapter shutdown to the card waits for its completion * * Return value * none */ static void pmcraid_shutdown(struct pci_dev *pdev) { struct pmcraid_instance *pinstance = pci_get_drvdata(pdev); pmcraid_reset_bringdown(pinstance); } /* * pmcraid_get_minor - returns unused minor number from minor number bitmap */ static unsigned short pmcraid_get_minor(void) { int minor; minor = find_first_zero_bit(pmcraid_minor, PMCRAID_MAX_ADAPTERS); __set_bit(minor, pmcraid_minor); return minor; } /* * pmcraid_release_minor - releases given minor back to minor number bitmap */ static void pmcraid_release_minor(unsigned short minor) { __clear_bit(minor, pmcraid_minor); } /** * pmcraid_setup_chrdev - allocates a minor number and registers a char device * * @pinstance: pointer to adapter instance for which to register device * * Return value * 0 in case of success, otherwise non-zero */ static int pmcraid_setup_chrdev(struct pmcraid_instance *pinstance) { int minor; int error; minor = pmcraid_get_minor(); cdev_init(&pinstance->cdev, &pmcraid_fops); pinstance->cdev.owner = THIS_MODULE; error = cdev_add(&pinstance->cdev, MKDEV(pmcraid_major, minor), 1); if (error) pmcraid_release_minor(minor); else device_create(pmcraid_class, NULL, MKDEV(pmcraid_major, minor), NULL, "%s%u", PMCRAID_DEVFILE, minor); return error; } /** * pmcraid_release_chrdev - unregisters per-adapter management interface * * @pinstance: pointer to adapter instance structure * * Return value * none */ static void pmcraid_release_chrdev(struct pmcraid_instance *pinstance) { pmcraid_release_minor(MINOR(pinstance->cdev.dev)); device_destroy(pmcraid_class, MKDEV(pmcraid_major, MINOR(pinstance->cdev.dev))); cdev_del(&pinstance->cdev); } /** * pmcraid_remove - IOA hot plug remove entry point * @pdev: pci device struct * * Return value * none */ static void pmcraid_remove(struct pci_dev *pdev) { struct pmcraid_instance *pinstance = pci_get_drvdata(pdev); /* remove the management interface (/dev file) for this device */ pmcraid_release_chrdev(pinstance); /* remove host template from scsi midlayer */ scsi_remove_host(pinstance->host); /* block requests from mid-layer */ scsi_block_requests(pinstance->host); /* initiate shutdown adapter */ pmcraid_shutdown(pdev); pmcraid_disable_interrupts(pinstance, ~0); flush_work(&pinstance->worker_q); pmcraid_kill_tasklets(pinstance); pmcraid_unregister_interrupt_handler(pinstance); pmcraid_release_buffers(pinstance); iounmap(pinstance->mapped_dma_addr); pci_release_regions(pdev); scsi_host_put(pinstance->host); pci_disable_device(pdev); return; } /** * pmcraid_suspend - driver suspend entry point for power management * @dev: Device structure * * Return Value - 0 always */ static int __maybe_unused pmcraid_suspend(struct device *dev) { struct pci_dev *pdev = to_pci_dev(dev); struct pmcraid_instance *pinstance = pci_get_drvdata(pdev); pmcraid_shutdown(pdev); pmcraid_disable_interrupts(pinstance, ~0); pmcraid_kill_tasklets(pinstance); pmcraid_unregister_interrupt_handler(pinstance); return 0; } /** * pmcraid_resume - driver resume entry point PCI power management * @dev: Device structure * * Return Value - 0 in case of success. Error code in case of any failure */ static int __maybe_unused pmcraid_resume(struct device *dev) { struct pci_dev *pdev = to_pci_dev(dev); struct pmcraid_instance *pinstance = pci_get_drvdata(pdev); struct Scsi_Host *host = pinstance->host; int rc = 0; if (sizeof(dma_addr_t) == 4 || dma_set_mask(&pdev->dev, DMA_BIT_MASK(64))) rc = dma_set_mask(&pdev->dev, DMA_BIT_MASK(32)); if (rc == 0) rc = dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(32)); if (rc != 0) { dev_err(&pdev->dev, "resume: Failed to set PCI DMA mask\n"); goto disable_device; } pmcraid_disable_interrupts(pinstance, ~0); atomic_set(&pinstance->outstanding_cmds, 0); rc = pmcraid_register_interrupt_handler(pinstance); if (rc) { dev_err(&pdev->dev, "resume: couldn't register interrupt handlers\n"); rc = -ENODEV; goto release_host; } pmcraid_init_tasklets(pinstance); pmcraid_enable_interrupts(pinstance, PMCRAID_PCI_INTERRUPTS); /* Start with hard reset sequence which brings up IOA to operational * state as well as completes the reset sequence. */ pinstance->ioa_hard_reset = 1; /* Start IOA firmware initialization and bring card to Operational * state. */ if (pmcraid_reset_bringup(pinstance)) { dev_err(&pdev->dev, "couldn't initialize IOA\n"); rc = -ENODEV; goto release_tasklets; } return 0; release_tasklets: pmcraid_disable_interrupts(pinstance, ~0); pmcraid_kill_tasklets(pinstance); pmcraid_unregister_interrupt_handler(pinstance); release_host: scsi_host_put(host); disable_device: return rc; } /** * pmcraid_complete_ioa_reset - Called by either timer or tasklet during * completion of the ioa reset * @cmd: pointer to reset command block */ static void pmcraid_complete_ioa_reset(struct pmcraid_cmd *cmd) { struct pmcraid_instance *pinstance = cmd->drv_inst; unsigned long flags; spin_lock_irqsave(pinstance->host->host_lock, flags); pmcraid_ioa_reset(cmd); spin_unlock_irqrestore(pinstance->host->host_lock, flags); scsi_unblock_requests(pinstance->host); schedule_work(&pinstance->worker_q); } /** * pmcraid_set_supported_devs - sends SET SUPPORTED DEVICES to IOAFP * * @cmd: pointer to pmcraid_cmd structure * * Return Value * 0 for success or non-zero for failure cases */ static void pmcraid_set_supported_devs(struct pmcraid_cmd *cmd) { struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb; void (*cmd_done) (struct pmcraid_cmd *) = pmcraid_complete_ioa_reset; pmcraid_reinit_cmdblk(cmd); ioarcb->resource_handle = cpu_to_le32(PMCRAID_IOA_RES_HANDLE); ioarcb->request_type = REQ_TYPE_IOACMD; ioarcb->cdb[0] = PMCRAID_SET_SUPPORTED_DEVICES; ioarcb->cdb[1] = ALL_DEVICES_SUPPORTED; /* If this was called as part of resource table reinitialization due to * lost CCN, it is enough to return the command block back to free pool * as part of set_supported_devs completion function. */ if (cmd->drv_inst->reinit_cfg_table) { cmd->drv_inst->reinit_cfg_table = 0; cmd->release = 1; cmd_done = pmcraid_reinit_cfgtable_done; } /* we will be done with the reset sequence after set supported devices, * setup the done function to return the command block back to free * pool */ pmcraid_send_cmd(cmd, cmd_done, PMCRAID_SET_SUP_DEV_TIMEOUT, pmcraid_timeout_handler); return; } /** * pmcraid_set_timestamp - set the timestamp to IOAFP * * @cmd: pointer to pmcraid_cmd structure * * Return Value * 0 for success or non-zero for failure cases */ static void pmcraid_set_timestamp(struct pmcraid_cmd *cmd) { struct pmcraid_instance *pinstance = cmd->drv_inst; struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb; __be32 time_stamp_len = cpu_to_be32(PMCRAID_TIMESTAMP_LEN); struct pmcraid_ioadl_desc *ioadl; u64 timestamp; timestamp = ktime_get_real_seconds() * 1000; pinstance->timestamp_data->timestamp[0] = (__u8)(timestamp); pinstance->timestamp_data->timestamp[1] = (__u8)((timestamp) >> 8); pinstance->timestamp_data->timestamp[2] = (__u8)((timestamp) >> 16); pinstance->timestamp_data->timestamp[3] = (__u8)((timestamp) >> 24); pinstance->timestamp_data->timestamp[4] = (__u8)((timestamp) >> 32); pinstance->timestamp_data->timestamp[5] = (__u8)((timestamp) >> 40); pmcraid_reinit_cmdblk(cmd); ioarcb->request_type = REQ_TYPE_SCSI; ioarcb->resource_handle = cpu_to_le32(PMCRAID_IOA_RES_HANDLE); ioarcb->cdb[0] = PMCRAID_SCSI_SET_TIMESTAMP; ioarcb->cdb[1] = PMCRAID_SCSI_SERVICE_ACTION; memcpy(&(ioarcb->cdb[6]), &time_stamp_len, sizeof(time_stamp_len)); ioarcb->ioadl_bus_addr = cpu_to_le64((cmd->ioa_cb_bus_addr) + offsetof(struct pmcraid_ioarcb, add_data.u.ioadl[0])); ioarcb->ioadl_length = cpu_to_le32(sizeof(struct pmcraid_ioadl_desc)); ioarcb->ioarcb_bus_addr &= cpu_to_le64(~(0x1FULL)); ioarcb->request_flags0 |= NO_LINK_DESCS; ioarcb->request_flags0 |= TRANSFER_DIR_WRITE; ioarcb->data_transfer_length = cpu_to_le32(sizeof(struct pmcraid_timestamp_data)); ioadl = &(ioarcb->add_data.u.ioadl[0]); ioadl->flags = IOADL_FLAGS_LAST_DESC; ioadl->address = cpu_to_le64(pinstance->timestamp_data_baddr); ioadl->data_len = cpu_to_le32(sizeof(struct pmcraid_timestamp_data)); if (!pinstance->timestamp_error) { pinstance->timestamp_error = 0; pmcraid_send_cmd(cmd, pmcraid_set_supported_devs, PMCRAID_INTERNAL_TIMEOUT, pmcraid_timeout_handler); } else { pmcraid_send_cmd(cmd, pmcraid_return_cmd, PMCRAID_INTERNAL_TIMEOUT, pmcraid_timeout_handler); return; } } /** * pmcraid_init_res_table - Initialize the resource table * @cmd: pointer to pmcraid command struct * * This function looks through the existing resource table, comparing * it with the config table. This function will take care of old/new * devices and schedule adding/removing them from the mid-layer * as appropriate. * * Return value * None */ static void pmcraid_init_res_table(struct pmcraid_cmd *cmd) { struct pmcraid_instance *pinstance = cmd->drv_inst; struct pmcraid_resource_entry *res, *temp; struct pmcraid_config_table_entry *cfgte; unsigned long lock_flags; int found, rc, i; u16 fw_version; LIST_HEAD(old_res); if (pinstance->cfg_table->flags & MICROCODE_UPDATE_REQUIRED) pmcraid_err("IOA requires microcode download\n"); fw_version = be16_to_cpu(pinstance->inq_data->fw_version); /* resource list is protected by pinstance->resource_lock. * init_res_table can be called from probe (user-thread) or runtime * reset (timer/tasklet) */ spin_lock_irqsave(&pinstance->resource_lock, lock_flags); list_for_each_entry_safe(res, temp, &pinstance->used_res_q, queue) list_move_tail(&res->queue, &old_res); for (i = 0; i < le16_to_cpu(pinstance->cfg_table->num_entries); i++) { if (be16_to_cpu(pinstance->inq_data->fw_version) <= PMCRAID_FW_VERSION_1) cfgte = &pinstance->cfg_table->entries[i]; else cfgte = (struct pmcraid_config_table_entry *) &pinstance->cfg_table->entries_ext[i]; if (!pmcraid_expose_resource(fw_version, cfgte)) continue; found = 0; /* If this entry was already detected and initialized */ list_for_each_entry_safe(res, temp, &old_res, queue) { rc = memcmp(&res->cfg_entry.resource_address, &cfgte->resource_address, sizeof(cfgte->resource_address)); if (!rc) { list_move_tail(&res->queue, &pinstance->used_res_q); found = 1; break; } } /* If this is new entry, initialize it and add it the queue */ if (!found) { if (list_empty(&pinstance->free_res_q)) { pmcraid_err("Too many devices attached\n"); break; } found = 1; res = list_entry(pinstance->free_res_q.next, struct pmcraid_resource_entry, queue); res->scsi_dev = NULL; res->change_detected = RES_CHANGE_ADD; res->reset_progress = 0; list_move_tail(&res->queue, &pinstance->used_res_q); } /* copy new configuration table entry details into driver * maintained resource entry */ if (found) { memcpy(&res->cfg_entry, cfgte, pinstance->config_table_entry_size); pmcraid_info("New res type:%x, vset:%x, addr:%x:\n", res->cfg_entry.resource_type, (fw_version <= PMCRAID_FW_VERSION_1 ? res->cfg_entry.unique_flags1 : le16_to_cpu(res->cfg_entry.array_id) & 0xFF), le32_to_cpu(res->cfg_entry.resource_address)); } } /* Detect any deleted entries, mark them for deletion from mid-layer */ list_for_each_entry_safe(res, temp, &old_res, queue) { if (res->scsi_dev) { res->change_detected = RES_CHANGE_DEL; res->cfg_entry.resource_handle = PMCRAID_INVALID_RES_HANDLE; list_move_tail(&res->queue, &pinstance->used_res_q); } else { list_move_tail(&res->queue, &pinstance->free_res_q); } } /* release the resource list lock */ spin_unlock_irqrestore(&pinstance->resource_lock, lock_flags); pmcraid_set_timestamp(cmd); } /** * pmcraid_querycfg - Send a Query IOA Config to the adapter. * @cmd: pointer pmcraid_cmd struct * * This function sends a Query IOA Configuration command to the adapter to * retrieve the IOA configuration table. * * Return value: * none */ static void pmcraid_querycfg(struct pmcraid_cmd *cmd) { struct pmcraid_ioarcb *ioarcb = &cmd->ioa_cb->ioarcb; struct pmcraid_ioadl_desc *ioadl; struct pmcraid_instance *pinstance = cmd->drv_inst; __be32 cfg_table_size = cpu_to_be32(sizeof(struct pmcraid_config_table)); if (be16_to_cpu(pinstance->inq_data->fw_version) <= PMCRAID_FW_VERSION_1) pinstance->config_table_entry_size = sizeof(struct pmcraid_config_table_entry); else pinstance->config_table_entry_size = sizeof(struct pmcraid_config_table_entry_ext); ioarcb->request_type = REQ_TYPE_IOACMD; ioarcb->resource_handle = cpu_to_le32(PMCRAID_IOA_RES_HANDLE); ioarcb->cdb[0] = PMCRAID_QUERY_IOA_CONFIG; /* firmware requires 4-byte length field, specified in B.E format */ memcpy(&(ioarcb->cdb[10]), &cfg_table_size, sizeof(cfg_table_size)); /* Since entire config table can be described by single IOADL, it can * be part of IOARCB itself */ ioarcb->ioadl_bus_addr = cpu_to_le64((cmd->ioa_cb_bus_addr) + offsetof(struct pmcraid_ioarcb, add_data.u.ioadl[0])); ioarcb->ioadl_length = cpu_to_le32(sizeof(struct pmcraid_ioadl_desc)); ioarcb->ioarcb_bus_addr &= cpu_to_le64(~0x1FULL); ioarcb->request_flags0 |= NO_LINK_DESCS; ioarcb->data_transfer_length = cpu_to_le32(sizeof(struct pmcraid_config_table)); ioadl = &(ioarcb->add_data.u.ioadl[0]); ioadl->flags = IOADL_FLAGS_LAST_DESC; ioadl->address = cpu_to_le64(pinstance->cfg_table_bus_addr); ioadl->data_len = cpu_to_le32(sizeof(struct pmcraid_config_table)); pmcraid_send_cmd(cmd, pmcraid_init_res_table, PMCRAID_INTERNAL_TIMEOUT, pmcraid_timeout_handler); } /** * pmcraid_probe - PCI probe entry pointer for PMC MaxRAID controller driver * @pdev: pointer to pci device structure * @dev_id: pointer to device ids structure * * Return Value * returns 0 if the device is claimed and successfully configured. * returns non-zero error code in case of any failure */ static int pmcraid_probe(struct pci_dev *pdev, const struct pci_device_id *dev_id) { struct pmcraid_instance *pinstance; struct Scsi_Host *host; void __iomem *mapped_pci_addr; int rc = PCIBIOS_SUCCESSFUL; if (atomic_read(&pmcraid_adapter_count) >= PMCRAID_MAX_ADAPTERS) { pmcraid_err ("maximum number(%d) of supported adapters reached\n", atomic_read(&pmcraid_adapter_count)); return -ENOMEM; } atomic_inc(&pmcraid_adapter_count); rc = pci_enable_device(pdev); if (rc) { dev_err(&pdev->dev, "Cannot enable adapter\n"); atomic_dec(&pmcraid_adapter_count); return rc; } dev_info(&pdev->dev, "Found new IOA(%x:%x), Total IOA count: %d\n", pdev->vendor, pdev->device, atomic_read(&pmcraid_adapter_count)); rc = pci_request_regions(pdev, PMCRAID_DRIVER_NAME); if (rc < 0) { dev_err(&pdev->dev, "Couldn't register memory range of registers\n"); goto out_disable_device; } mapped_pci_addr = pci_iomap(pdev, 0, 0); if (!mapped_pci_addr) { dev_err(&pdev->dev, "Couldn't map PCI registers memory\n"); rc = -ENOMEM; goto out_release_regions; } pci_set_master(pdev); /* Firmware requires the system bus address of IOARCB to be within * 32-bit addressable range though it has 64-bit IOARRIN register. * However, firmware supports 64-bit streaming DMA buffers, whereas * coherent buffers are to be 32-bit. Since dma_alloc_coherent always * returns memory within 4GB (if not, change this logic), coherent * buffers are within firmware acceptable address ranges. */ if (sizeof(dma_addr_t) == 4 || dma_set_mask(&pdev->dev, DMA_BIT_MASK(64))) rc = dma_set_mask(&pdev->dev, DMA_BIT_MASK(32)); /* firmware expects 32-bit DMA addresses for IOARRIN register; set 32 * bit mask for dma_alloc_coherent to return addresses within 4GB */ if (rc == 0) rc = dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(32)); if (rc != 0) { dev_err(&pdev->dev, "Failed to set PCI DMA mask\n"); goto cleanup_nomem; } host = scsi_host_alloc(&pmcraid_host_template, sizeof(struct pmcraid_instance)); if (!host) { dev_err(&pdev->dev, "scsi_host_alloc failed!\n"); rc = -ENOMEM; goto cleanup_nomem; } host->max_id = PMCRAID_MAX_NUM_TARGETS_PER_BUS; host->max_lun = PMCRAID_MAX_NUM_LUNS_PER_TARGET; host->unique_id = host->host_no; host->max_channel = PMCRAID_MAX_BUS_TO_SCAN; host->max_cmd_len = PMCRAID_MAX_CDB_LEN; /* zero out entire instance structure */ pinstance = (struct pmcraid_instance *)host->hostdata; memset(pinstance, 0, sizeof(*pinstance)); pinstance->chip_cfg = (struct pmcraid_chip_details *)(dev_id->driver_data); rc = pmcraid_init_instance(pdev, host, mapped_pci_addr); if (rc < 0) { dev_err(&pdev->dev, "failed to initialize adapter instance\n"); goto out_scsi_host_put; } pci_set_drvdata(pdev, pinstance); /* Save PCI config-space for use following the reset */ rc = pci_save_state(pinstance->pdev); if (rc != 0) { dev_err(&pdev->dev, "Failed to save PCI config space\n"); goto out_scsi_host_put; } pmcraid_disable_interrupts(pinstance, ~0); rc = pmcraid_register_interrupt_handler(pinstance); if (rc) { dev_err(&pdev->dev, "couldn't register interrupt handler\n"); goto out_scsi_host_put; } pmcraid_init_tasklets(pinstance); /* allocate verious buffers used by LLD.*/ rc = pmcraid_init_buffers(pinstance); if (rc) { pmcraid_err("couldn't allocate memory blocks\n"); goto out_unregister_isr; } /* check the reset type required */ pmcraid_reset_type(pinstance); pmcraid_enable_interrupts(pinstance, PMCRAID_PCI_INTERRUPTS); /* Start IOA firmware initialization and bring card to Operational * state. */ pmcraid_info("starting IOA initialization sequence\n"); if (pmcraid_reset_bringup(pinstance)) { dev_err(&pdev->dev, "couldn't initialize IOA\n"); rc = 1; goto out_release_bufs; } /* Add adapter instance into mid-layer list */ rc = scsi_add_host(pinstance->host, &pdev->dev); if (rc != 0) { pmcraid_err("couldn't add host into mid-layer: %d\n", rc); goto out_release_bufs; } scsi_scan_host(pinstance->host); rc = pmcraid_setup_chrdev(pinstance); if (rc != 0) { pmcraid_err("couldn't create mgmt interface, error: %x\n", rc); goto out_remove_host; } /* Schedule worker thread to handle CCN and take care of adding and * removing devices to OS */ atomic_set(&pinstance->expose_resources, 1); schedule_work(&pinstance->worker_q); return rc; out_remove_host: scsi_remove_host(host); out_release_bufs: pmcraid_release_buffers(pinstance); out_unregister_isr: pmcraid_kill_tasklets(pinstance); pmcraid_unregister_interrupt_handler(pinstance); out_scsi_host_put: scsi_host_put(host); cleanup_nomem: iounmap(mapped_pci_addr); out_release_regions: pci_release_regions(pdev); out_disable_device: atomic_dec(&pmcraid_adapter_count); pci_disable_device(pdev); return -ENODEV; } static SIMPLE_DEV_PM_OPS(pmcraid_pm_ops, pmcraid_suspend, pmcraid_resume); /* * PCI driver structure of pmcraid driver */ static struct pci_driver pmcraid_driver = { .name = PMCRAID_DRIVER_NAME, .id_table = pmcraid_pci_table, .probe = pmcraid_probe, .remove = pmcraid_remove, .driver.pm = &pmcraid_pm_ops, .shutdown = pmcraid_shutdown }; /** * pmcraid_init - module load entry point */ static int __init pmcraid_init(void) { dev_t dev; int error; pmcraid_info("%s Device Driver version: %s\n", PMCRAID_DRIVER_NAME, PMCRAID_DRIVER_VERSION); error = alloc_chrdev_region(&dev, 0, PMCRAID_MAX_ADAPTERS, PMCRAID_DEVFILE); if (error) { pmcraid_err("failed to get a major number for adapters\n"); goto out_init; } pmcraid_major = MAJOR(dev); pmcraid_class = class_create(PMCRAID_DEVFILE); if (IS_ERR(pmcraid_class)) { error = PTR_ERR(pmcraid_class); pmcraid_err("failed to register with sysfs, error = %x\n", error); goto out_unreg_chrdev; } error = pmcraid_netlink_init(); if (error) { class_destroy(pmcraid_class); goto out_unreg_chrdev; } error = pci_register_driver(&pmcraid_driver); if (error == 0) goto out_init; pmcraid_err("failed to register pmcraid driver, error = %x\n", error); class_destroy(pmcraid_class); pmcraid_netlink_release(); out_unreg_chrdev: unregister_chrdev_region(MKDEV(pmcraid_major, 0), PMCRAID_MAX_ADAPTERS); out_init: return error; } /** * pmcraid_exit - module unload entry point */ static void __exit pmcraid_exit(void) { pmcraid_netlink_release(); unregister_chrdev_region(MKDEV(pmcraid_major, 0), PMCRAID_MAX_ADAPTERS); pci_unregister_driver(&pmcraid_driver); class_destroy(pmcraid_class); } module_init(pmcraid_init); module_exit(pmcraid_exit); |