Loading...
/* SPDX-License-Identifier: GPL-2.0 */ /* Copyright(c) 2013 - 2018 Intel Corporation. */ #ifndef _IAVF_OSDEP_H_ #define _IAVF_OSDEP_H_ #include <linux/types.h> #include <linux/if_ether.h> #include <linux/if_vlan.h> #include <linux/tcp.h> #include <linux/pci.h> /* get readq/writeq support for 32 bit kernels, use the low-first version */ #include <linux/io-64-nonatomic-lo-hi.h> #define wr32(a, reg, value) writel((value), ((a)->hw_addr + (reg))) #define rd32(a, reg) readl((a)->hw_addr + (reg)) #define wr64(a, reg, value) writeq((value), ((a)->hw_addr + (reg))) #define rd64(a, reg) readq((a)->hw_addr + (reg)) #define iavf_flush(a) readl((a)->hw_addr + IAVF_VFGEN_RSTAT) /* memory allocation tracking */ struct iavf_dma_mem { void *va; dma_addr_t pa; u32 size; }; #define iavf_allocate_dma_mem(h, m, unused, s, a) \ iavf_allocate_dma_mem_d(h, m, s, a) struct iavf_virt_mem { void *va; u32 size; }; #define iavf_debug(h, m, s, ...) \ do { \ if (((m) & (h)->debug_mask)) \ pr_info("iavf %02x:%02x.%x " s, \ (h)->bus.bus_id, (h)->bus.device, \ (h)->bus.func, ##__VA_ARGS__); \ } while (0) #endif /* _IAVF_OSDEP_H_ */ |