Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 | // SPDX-License-Identifier: GPL-2.0 /* Copyright(c) 2013 - 2019 Intel Corporation. */ #include <linux/module.h> #include <linux/interrupt.h> #include "fm10k.h" static const struct fm10k_info *fm10k_info_tbl[] = { [fm10k_device_pf] = &fm10k_pf_info, [fm10k_device_vf] = &fm10k_vf_info, }; /* * fm10k_pci_tbl - PCI Device ID Table * * Wildcard entries (PCI_ANY_ID) should come last * Last entry must be all 0s * * { Vendor ID, Device ID, SubVendor ID, SubDevice ID, * Class, Class Mask, private data (not used) } */ static const struct pci_device_id fm10k_pci_tbl[] = { { PCI_VDEVICE(INTEL, FM10K_DEV_ID_PF), fm10k_device_pf }, { PCI_VDEVICE(INTEL, FM10K_DEV_ID_SDI_FM10420_QDA2), fm10k_device_pf }, { PCI_VDEVICE(INTEL, FM10K_DEV_ID_SDI_FM10420_DA2), fm10k_device_pf }, { PCI_VDEVICE(INTEL, FM10K_DEV_ID_VF), fm10k_device_vf }, /* required last entry */ { 0, } }; MODULE_DEVICE_TABLE(pci, fm10k_pci_tbl); u16 fm10k_read_pci_cfg_word(struct fm10k_hw *hw, u32 reg) { struct fm10k_intfc *interface = hw->back; u16 value = 0; if (FM10K_REMOVED(hw->hw_addr)) return ~value; pci_read_config_word(interface->pdev, reg, &value); if (value == 0xFFFF) fm10k_write_flush(hw); return value; } u32 fm10k_read_reg(struct fm10k_hw *hw, int reg) { u32 __iomem *hw_addr = READ_ONCE(hw->hw_addr); u32 value = 0; if (FM10K_REMOVED(hw_addr)) return ~value; value = readl(&hw_addr[reg]); if (!(~value) && (!reg || !(~readl(hw_addr)))) { struct fm10k_intfc *interface = hw->back; struct net_device *netdev = interface->netdev; hw->hw_addr = NULL; netif_device_detach(netdev); netdev_err(netdev, "PCIe link lost, device now detached\n"); } return value; } static int fm10k_hw_ready(struct fm10k_intfc *interface) { struct fm10k_hw *hw = &interface->hw; fm10k_write_flush(hw); return FM10K_REMOVED(hw->hw_addr) ? -ENODEV : 0; } /** * fm10k_macvlan_schedule - Schedule MAC/VLAN queue task * @interface: fm10k private interface structure * * Schedule the MAC/VLAN queue monitor task. If the MAC/VLAN task cannot be * started immediately, request that it be restarted when possible. */ void fm10k_macvlan_schedule(struct fm10k_intfc *interface) { /* Avoid processing the MAC/VLAN queue when the service task is * disabled, or when we're resetting the device. */ if (!test_bit(__FM10K_MACVLAN_DISABLE, interface->state) && !test_and_set_bit(__FM10K_MACVLAN_SCHED, interface->state)) { clear_bit(__FM10K_MACVLAN_REQUEST, interface->state); /* We delay the actual start of execution in order to allow * multiple MAC/VLAN updates to accumulate before handling * them, and to allow some time to let the mailbox drain * between runs. */ queue_delayed_work(fm10k_workqueue, &interface->macvlan_task, 10); } else { set_bit(__FM10K_MACVLAN_REQUEST, interface->state); } } /** * fm10k_stop_macvlan_task - Stop the MAC/VLAN queue monitor * @interface: fm10k private interface structure * * Wait until the MAC/VLAN queue task has stopped, and cancel any future * requests. */ static void fm10k_stop_macvlan_task(struct fm10k_intfc *interface) { /* Disable the MAC/VLAN work item */ set_bit(__FM10K_MACVLAN_DISABLE, interface->state); /* Make sure we waited until any current invocations have stopped */ cancel_delayed_work_sync(&interface->macvlan_task); /* We set the __FM10K_MACVLAN_SCHED bit when we schedule the task. * However, it may not be unset of the MAC/VLAN task never actually * got a chance to run. Since we've canceled the task here, and it * cannot be rescheuled right now, we need to ensure the scheduled bit * gets unset. */ clear_bit(__FM10K_MACVLAN_SCHED, interface->state); } /** * fm10k_resume_macvlan_task - Restart the MAC/VLAN queue monitor * @interface: fm10k private interface structure * * Clear the __FM10K_MACVLAN_DISABLE bit and, if a request occurred, schedule * the MAC/VLAN work monitor. */ static void fm10k_resume_macvlan_task(struct fm10k_intfc *interface) { /* Re-enable the MAC/VLAN work item */ clear_bit(__FM10K_MACVLAN_DISABLE, interface->state); /* We might have received a MAC/VLAN request while disabled. If so, * kick off the queue now. */ if (test_bit(__FM10K_MACVLAN_REQUEST, interface->state)) fm10k_macvlan_schedule(interface); } void fm10k_service_event_schedule(struct fm10k_intfc *interface) { if (!test_bit(__FM10K_SERVICE_DISABLE, interface->state) && !test_and_set_bit(__FM10K_SERVICE_SCHED, interface->state)) { clear_bit(__FM10K_SERVICE_REQUEST, interface->state); queue_work(fm10k_workqueue, &interface->service_task); } else { set_bit(__FM10K_SERVICE_REQUEST, interface->state); } } static void fm10k_service_event_complete(struct fm10k_intfc *interface) { WARN_ON(!test_bit(__FM10K_SERVICE_SCHED, interface->state)); /* flush memory to make sure state is correct before next watchog */ smp_mb__before_atomic(); clear_bit(__FM10K_SERVICE_SCHED, interface->state); /* If a service event was requested since we started, immediately * re-schedule now. This ensures we don't drop a request until the * next timer event. */ if (test_bit(__FM10K_SERVICE_REQUEST, interface->state)) fm10k_service_event_schedule(interface); } static void fm10k_stop_service_event(struct fm10k_intfc *interface) { set_bit(__FM10K_SERVICE_DISABLE, interface->state); cancel_work_sync(&interface->service_task); /* It's possible that cancel_work_sync stopped the service task from * running before it could actually start. In this case the * __FM10K_SERVICE_SCHED bit will never be cleared. Since we know that * the service task cannot be running at this point, we need to clear * the scheduled bit, as otherwise the service task may never be * restarted. */ clear_bit(__FM10K_SERVICE_SCHED, interface->state); } static void fm10k_start_service_event(struct fm10k_intfc *interface) { clear_bit(__FM10K_SERVICE_DISABLE, interface->state); fm10k_service_event_schedule(interface); } /** * fm10k_service_timer - Timer Call-back * @t: pointer to timer data **/ static void fm10k_service_timer(struct timer_list *t) { struct fm10k_intfc *interface = from_timer(interface, t, service_timer); /* Reset the timer */ mod_timer(&interface->service_timer, (HZ * 2) + jiffies); fm10k_service_event_schedule(interface); } /** * fm10k_prepare_for_reset - Prepare the driver and device for a pending reset * @interface: fm10k private data structure * * This function prepares for a device reset by shutting as much down as we * can. It does nothing and returns false if __FM10K_RESETTING was already set * prior to calling this function. It returns true if it actually did work. */ static bool fm10k_prepare_for_reset(struct fm10k_intfc *interface) { struct net_device *netdev = interface->netdev; /* put off any impending NetWatchDogTimeout */ netif_trans_update(netdev); /* Nothing to do if a reset is already in progress */ if (test_and_set_bit(__FM10K_RESETTING, interface->state)) return false; /* As the MAC/VLAN task will be accessing registers it must not be * running while we reset. Although the task will not be scheduled * once we start resetting it may already be running */ fm10k_stop_macvlan_task(interface); rtnl_lock(); fm10k_iov_suspend(interface->pdev); if (netif_running(netdev)) fm10k_close(netdev); fm10k_mbx_free_irq(interface); /* free interrupts */ fm10k_clear_queueing_scheme(interface); /* delay any future reset requests */ interface->last_reset = jiffies + (10 * HZ); rtnl_unlock(); return true; } static int fm10k_handle_reset(struct fm10k_intfc *interface) { struct net_device *netdev = interface->netdev; struct fm10k_hw *hw = &interface->hw; int err; WARN_ON(!test_bit(__FM10K_RESETTING, interface->state)); rtnl_lock(); pci_set_master(interface->pdev); /* reset and initialize the hardware so it is in a known state */ err = hw->mac.ops.reset_hw(hw); if (err) { dev_err(&interface->pdev->dev, "reset_hw failed: %d\n", err); goto reinit_err; } err = hw->mac.ops.init_hw(hw); if (err) { dev_err(&interface->pdev->dev, "init_hw failed: %d\n", err); goto reinit_err; } err = fm10k_init_queueing_scheme(interface); if (err) { dev_err(&interface->pdev->dev, "init_queueing_scheme failed: %d\n", err); goto reinit_err; } /* re-associate interrupts */ err = fm10k_mbx_request_irq(interface); if (err) goto err_mbx_irq; err = fm10k_hw_ready(interface); if (err) goto err_open; /* update hardware address for VFs if perm_addr has changed */ if (hw->mac.type == fm10k_mac_vf) { if (is_valid_ether_addr(hw->mac.perm_addr)) { ether_addr_copy(hw->mac.addr, hw->mac.perm_addr); ether_addr_copy(netdev->perm_addr, hw->mac.perm_addr); eth_hw_addr_set(netdev, hw->mac.perm_addr); netdev->addr_assign_type &= ~NET_ADDR_RANDOM; } if (hw->mac.vlan_override) netdev->features &= ~NETIF_F_HW_VLAN_CTAG_RX; else netdev->features |= NETIF_F_HW_VLAN_CTAG_RX; } err = netif_running(netdev) ? fm10k_open(netdev) : 0; if (err) goto err_open; fm10k_iov_resume(interface->pdev); rtnl_unlock(); fm10k_resume_macvlan_task(interface); clear_bit(__FM10K_RESETTING, interface->state); return err; err_open: fm10k_mbx_free_irq(interface); err_mbx_irq: fm10k_clear_queueing_scheme(interface); reinit_err: netif_device_detach(netdev); rtnl_unlock(); clear_bit(__FM10K_RESETTING, interface->state); return err; } static void fm10k_detach_subtask(struct fm10k_intfc *interface) { struct net_device *netdev = interface->netdev; u32 __iomem *hw_addr; u32 value; /* do nothing if netdev is still present or hw_addr is set */ if (netif_device_present(netdev) || interface->hw.hw_addr) return; /* We've lost the PCIe register space, and can no longer access the * device. Shut everything except the detach subtask down and prepare * to reset the device in case we recover. If we actually prepare for * reset, indicate that we're detached. */ if (fm10k_prepare_for_reset(interface)) set_bit(__FM10K_RESET_DETACHED, interface->state); /* check the real address space to see if we've recovered */ hw_addr = READ_ONCE(interface->uc_addr); value = readl(hw_addr); if (~value) { int err; /* Make sure the reset was initiated because we detached, * otherwise we might race with a different reset flow. */ if (!test_and_clear_bit(__FM10K_RESET_DETACHED, interface->state)) return; /* Restore the hardware address */ interface->hw.hw_addr = interface->uc_addr; /* PCIe link has been restored, and the device is active * again. Restore everything and reset the device. */ err = fm10k_handle_reset(interface); if (err) { netdev_err(netdev, "Unable to reset device: %d\n", err); interface->hw.hw_addr = NULL; return; } /* Re-attach the netdev */ netif_device_attach(netdev); netdev_warn(netdev, "PCIe link restored, device now attached\n"); return; } } static void fm10k_reset_subtask(struct fm10k_intfc *interface) { int err; if (!test_and_clear_bit(FM10K_FLAG_RESET_REQUESTED, interface->flags)) return; /* If another thread has already prepared to reset the device, we * should not attempt to handle a reset here, since we'd race with * that thread. This may happen if we suspend the device or if the * PCIe link is lost. In this case, we'll just ignore the RESET * request, as it will (eventually) be taken care of when the thread * which actually started the reset is finished. */ if (!fm10k_prepare_for_reset(interface)) return; netdev_err(interface->netdev, "Reset interface\n"); err = fm10k_handle_reset(interface); if (err) dev_err(&interface->pdev->dev, "fm10k_handle_reset failed: %d\n", err); } /** * fm10k_configure_swpri_map - Configure Receive SWPRI to PC mapping * @interface: board private structure * * Configure the SWPRI to PC mapping for the port. **/ static void fm10k_configure_swpri_map(struct fm10k_intfc *interface) { struct net_device *netdev = interface->netdev; struct fm10k_hw *hw = &interface->hw; int i; /* clear flag indicating update is needed */ clear_bit(FM10K_FLAG_SWPRI_CONFIG, interface->flags); /* these registers are only available on the PF */ if (hw->mac.type != fm10k_mac_pf) return; /* configure SWPRI to PC map */ for (i = 0; i < FM10K_SWPRI_MAX; i++) fm10k_write_reg(hw, FM10K_SWPRI_MAP(i), netdev_get_prio_tc_map(netdev, i)); } /** * fm10k_watchdog_update_host_state - Update the link status based on host. * @interface: board private structure **/ static void fm10k_watchdog_update_host_state(struct fm10k_intfc *interface) { struct fm10k_hw *hw = &interface->hw; s32 err; if (test_bit(__FM10K_LINK_DOWN, interface->state)) { interface->host_ready = false; if (time_is_after_jiffies(interface->link_down_event)) return; clear_bit(__FM10K_LINK_DOWN, interface->state); } if (test_bit(FM10K_FLAG_SWPRI_CONFIG, interface->flags)) { if (rtnl_trylock()) { fm10k_configure_swpri_map(interface); rtnl_unlock(); } } /* lock the mailbox for transmit and receive */ fm10k_mbx_lock(interface); err = hw->mac.ops.get_host_state(hw, &interface->host_ready); if (err && time_is_before_jiffies(interface->last_reset)) set_bit(FM10K_FLAG_RESET_REQUESTED, interface->flags); /* free the lock */ fm10k_mbx_unlock(interface); } /** * fm10k_mbx_subtask - Process upstream and downstream mailboxes * @interface: board private structure * * This function will process both the upstream and downstream mailboxes. **/ static void fm10k_mbx_subtask(struct fm10k_intfc *interface) { /* If we're resetting, bail out */ if (test_bit(__FM10K_RESETTING, interface->state)) return; /* process upstream mailbox and update device state */ fm10k_watchdog_update_host_state(interface); /* process downstream mailboxes */ fm10k_iov_mbx(interface); } /** * fm10k_watchdog_host_is_ready - Update netdev status based on host ready * @interface: board private structure **/ static void fm10k_watchdog_host_is_ready(struct fm10k_intfc *interface) { struct net_device *netdev = interface->netdev; /* only continue if link state is currently down */ if (netif_carrier_ok(netdev)) return; netif_info(interface, drv, netdev, "NIC Link is up\n"); netif_carrier_on(netdev); netif_tx_wake_all_queues(netdev); } /** * fm10k_watchdog_host_not_ready - Update netdev status based on host not ready * @interface: board private structure **/ static void fm10k_watchdog_host_not_ready(struct fm10k_intfc *interface) { struct net_device *netdev = interface->netdev; /* only continue if link state is currently up */ if (!netif_carrier_ok(netdev)) return; netif_info(interface, drv, netdev, "NIC Link is down\n"); netif_carrier_off(netdev); netif_tx_stop_all_queues(netdev); } /** * fm10k_update_stats - Update the board statistics counters. * @interface: board private structure **/ void fm10k_update_stats(struct fm10k_intfc *interface) { struct net_device_stats *net_stats = &interface->netdev->stats; struct fm10k_hw *hw = &interface->hw; u64 hw_csum_tx_good = 0, hw_csum_rx_good = 0, rx_length_errors = 0; u64 rx_switch_errors = 0, rx_drops = 0, rx_pp_errors = 0; u64 rx_link_errors = 0; u64 rx_errors = 0, rx_csum_errors = 0, tx_csum_errors = 0; u64 restart_queue = 0, tx_busy = 0, alloc_failed = 0; u64 rx_bytes_nic = 0, rx_pkts_nic = 0, rx_drops_nic = 0; u64 tx_bytes_nic = 0, tx_pkts_nic = 0; u64 bytes, pkts; int i; /* ensure only one thread updates stats at a time */ if (test_and_set_bit(__FM10K_UPDATING_STATS, interface->state)) return; /* do not allow stats update via service task for next second */ interface->next_stats_update = jiffies + HZ; /* gather some stats to the interface struct that are per queue */ for (bytes = 0, pkts = 0, i = 0; i < interface->num_tx_queues; i++) { struct fm10k_ring *tx_ring = READ_ONCE(interface->tx_ring[i]); if (!tx_ring) continue; restart_queue += tx_ring->tx_stats.restart_queue; tx_busy += tx_ring->tx_stats.tx_busy; tx_csum_errors += tx_ring->tx_stats.csum_err; bytes += tx_ring->stats.bytes; pkts += tx_ring->stats.packets; hw_csum_tx_good += tx_ring->tx_stats.csum_good; } interface->restart_queue = restart_queue; interface->tx_busy = tx_busy; net_stats->tx_bytes = bytes; net_stats->tx_packets = pkts; interface->tx_csum_errors = tx_csum_errors; interface->hw_csum_tx_good = hw_csum_tx_good; /* gather some stats to the interface struct that are per queue */ for (bytes = 0, pkts = 0, i = 0; i < interface->num_rx_queues; i++) { struct fm10k_ring *rx_ring = READ_ONCE(interface->rx_ring[i]); if (!rx_ring) continue; bytes += rx_ring->stats.bytes; pkts += rx_ring->stats.packets; alloc_failed += rx_ring->rx_stats.alloc_failed; rx_csum_errors += rx_ring->rx_stats.csum_err; rx_errors += rx_ring->rx_stats.errors; hw_csum_rx_good += rx_ring->rx_stats.csum_good; rx_switch_errors += rx_ring->rx_stats.switch_errors; rx_drops += rx_ring->rx_stats.drops; rx_pp_errors += rx_ring->rx_stats.pp_errors; rx_link_errors += rx_ring->rx_stats.link_errors; rx_length_errors += rx_ring->rx_stats.length_errors; } net_stats->rx_bytes = bytes; net_stats->rx_packets = pkts; interface->alloc_failed = alloc_failed; interface->rx_csum_errors = rx_csum_errors; interface->hw_csum_rx_good = hw_csum_rx_good; interface->rx_switch_errors = rx_switch_errors; interface->rx_drops = rx_drops; interface->rx_pp_errors = rx_pp_errors; interface->rx_link_errors = rx_link_errors; interface->rx_length_errors = rx_length_errors; hw->mac.ops.update_hw_stats(hw, &interface->stats); for (i = 0; i < hw->mac.max_queues; i++) { struct fm10k_hw_stats_q *q = &interface->stats.q[i]; tx_bytes_nic += q->tx_bytes.count; tx_pkts_nic += q->tx_packets.count; rx_bytes_nic += q->rx_bytes.count; rx_pkts_nic += q->rx_packets.count; rx_drops_nic += q->rx_drops.count; } interface->tx_bytes_nic = tx_bytes_nic; interface->tx_packets_nic = tx_pkts_nic; interface->rx_bytes_nic = rx_bytes_nic; interface->rx_packets_nic = rx_pkts_nic; interface->rx_drops_nic = rx_drops_nic; /* Fill out the OS statistics structure */ net_stats->rx_errors = rx_errors; net_stats->rx_dropped = interface->stats.nodesc_drop.count; /* Update VF statistics */ fm10k_iov_update_stats(interface); clear_bit(__FM10K_UPDATING_STATS, interface->state); } /** * fm10k_watchdog_flush_tx - flush queues on host not ready * @interface: pointer to the device interface structure **/ static void fm10k_watchdog_flush_tx(struct fm10k_intfc *interface) { int some_tx_pending = 0; int i; /* nothing to do if carrier is up */ if (netif_carrier_ok(interface->netdev)) return; for (i = 0; i < interface->num_tx_queues; i++) { struct fm10k_ring *tx_ring = interface->tx_ring[i]; if (tx_ring->next_to_use != tx_ring->next_to_clean) { some_tx_pending = 1; break; } } /* We've lost link, so the controller stops DMA, but we've got * queued Tx work that's never going to get done, so reset * controller to flush Tx. */ if (some_tx_pending) set_bit(FM10K_FLAG_RESET_REQUESTED, interface->flags); } /** * fm10k_watchdog_subtask - check and bring link up * @interface: pointer to the device interface structure **/ static void fm10k_watchdog_subtask(struct fm10k_intfc *interface) { /* if interface is down do nothing */ if (test_bit(__FM10K_DOWN, interface->state) || test_bit(__FM10K_RESETTING, interface->state)) return; if (interface->host_ready) fm10k_watchdog_host_is_ready(interface); else fm10k_watchdog_host_not_ready(interface); /* update stats only once every second */ if (time_is_before_jiffies(interface->next_stats_update)) fm10k_update_stats(interface); /* flush any uncompleted work */ fm10k_watchdog_flush_tx(interface); } /** * fm10k_check_hang_subtask - check for hung queues and dropped interrupts * @interface: pointer to the device interface structure * * This function serves two purposes. First it strobes the interrupt lines * in order to make certain interrupts are occurring. Secondly it sets the * bits needed to check for TX hangs. As a result we should immediately * determine if a hang has occurred. */ static void fm10k_check_hang_subtask(struct fm10k_intfc *interface) { /* If we're down or resetting, just bail */ if (test_bit(__FM10K_DOWN, interface->state) || test_bit(__FM10K_RESETTING, interface->state)) return; /* rate limit tx hang checks to only once every 2 seconds */ if (time_is_after_eq_jiffies(interface->next_tx_hang_check)) return; interface->next_tx_hang_check = jiffies + (2 * HZ); if (netif_carrier_ok(interface->netdev)) { int i; /* Force detection of hung controller */ for (i = 0; i < interface->num_tx_queues; i++) set_check_for_tx_hang(interface->tx_ring[i]); /* Rearm all in-use q_vectors for immediate firing */ for (i = 0; i < interface->num_q_vectors; i++) { struct fm10k_q_vector *qv = interface->q_vector[i]; if (!qv->tx.count && !qv->rx.count) continue; writel(FM10K_ITR_ENABLE | FM10K_ITR_PENDING2, qv->itr); } } } /** * fm10k_service_task - manages and runs subtasks * @work: pointer to work_struct containing our data **/ static void fm10k_service_task(struct work_struct *work) { struct fm10k_intfc *interface; interface = container_of(work, struct fm10k_intfc, service_task); /* Check whether we're detached first */ fm10k_detach_subtask(interface); /* tasks run even when interface is down */ fm10k_mbx_subtask(interface); fm10k_reset_subtask(interface); /* tasks only run when interface is up */ fm10k_watchdog_subtask(interface); fm10k_check_hang_subtask(interface); /* release lock on service events to allow scheduling next event */ fm10k_service_event_complete(interface); } /** * fm10k_macvlan_task - send queued MAC/VLAN requests to switch manager * @work: pointer to work_struct containing our data * * This work item handles sending MAC/VLAN updates to the switch manager. When * the interface is up, it will attempt to queue mailbox messages to the * switch manager requesting updates for MAC/VLAN pairs. If the Tx fifo of the * mailbox is full, it will reschedule itself to try again in a short while. * This ensures that the driver does not overload the switch mailbox with too * many simultaneous requests, causing an unnecessary reset. **/ static void fm10k_macvlan_task(struct work_struct *work) { struct fm10k_macvlan_request *item; struct fm10k_intfc *interface; struct delayed_work *dwork; struct list_head *requests; struct fm10k_hw *hw; unsigned long flags; dwork = to_delayed_work(work); interface = container_of(dwork, struct fm10k_intfc, macvlan_task); hw = &interface->hw; requests = &interface->macvlan_requests; do { /* Pop the first item off the list */ spin_lock_irqsave(&interface->macvlan_lock, flags); item = list_first_entry_or_null(requests, struct fm10k_macvlan_request, list); if (item) list_del_init(&item->list); spin_unlock_irqrestore(&interface->macvlan_lock, flags); /* We have no more items to process */ if (!item) goto done; fm10k_mbx_lock(interface); /* Check that we have plenty of space to send the message. We * want to ensure that the mailbox stays low enough to avoid a * change in the host state, otherwise we may see spurious * link up / link down notifications. */ if (!hw->mbx.ops.tx_ready(&hw->mbx, FM10K_VFMBX_MSG_MTU + 5)) { hw->mbx.ops.process(hw, &hw->mbx); set_bit(__FM10K_MACVLAN_REQUEST, interface->state); fm10k_mbx_unlock(interface); /* Put the request back on the list */ spin_lock_irqsave(&interface->macvlan_lock, flags); list_add(&item->list, requests); spin_unlock_irqrestore(&interface->macvlan_lock, flags); break; } switch (item->type) { case FM10K_MC_MAC_REQUEST: hw->mac.ops.update_mc_addr(hw, item->mac.glort, item->mac.addr, item->mac.vid, item->set); break; case FM10K_UC_MAC_REQUEST: hw->mac.ops.update_uc_addr(hw, item->mac.glort, item->mac.addr, item->mac.vid, item->set, 0); break; case FM10K_VLAN_REQUEST: hw->mac.ops.update_vlan(hw, item->vlan.vid, item->vlan.vsi, item->set); break; default: break; } fm10k_mbx_unlock(interface); /* Free the item now that we've sent the update */ kfree(item); } while (true); done: WARN_ON(!test_bit(__FM10K_MACVLAN_SCHED, interface->state)); /* flush memory to make sure state is correct */ smp_mb__before_atomic(); clear_bit(__FM10K_MACVLAN_SCHED, interface->state); /* If a MAC/VLAN request was scheduled since we started, we should * re-schedule. However, there is no reason to re-schedule if there is * no work to do. */ if (test_bit(__FM10K_MACVLAN_REQUEST, interface->state)) fm10k_macvlan_schedule(interface); } /** * fm10k_configure_tx_ring - Configure Tx ring after Reset * @interface: board private structure * @ring: structure containing ring specific data * * Configure the Tx descriptor ring after a reset. **/ static void fm10k_configure_tx_ring(struct fm10k_intfc *interface, struct fm10k_ring *ring) { struct fm10k_hw *hw = &interface->hw; u64 tdba = ring->dma; u32 size = ring->count * sizeof(struct fm10k_tx_desc); u32 txint = FM10K_INT_MAP_DISABLE; u32 txdctl = BIT(FM10K_TXDCTL_MAX_TIME_SHIFT) | FM10K_TXDCTL_ENABLE; u8 reg_idx = ring->reg_idx; /* disable queue to avoid issues while updating state */ fm10k_write_reg(hw, FM10K_TXDCTL(reg_idx), 0); fm10k_write_flush(hw); /* possible poll here to verify ring resources have been cleaned */ /* set location and size for descriptor ring */ fm10k_write_reg(hw, FM10K_TDBAL(reg_idx), tdba & DMA_BIT_MASK(32)); fm10k_write_reg(hw, FM10K_TDBAH(reg_idx), tdba >> 32); fm10k_write_reg(hw, FM10K_TDLEN(reg_idx), size); /* reset head and tail pointers */ fm10k_write_reg(hw, FM10K_TDH(reg_idx), 0); fm10k_write_reg(hw, FM10K_TDT(reg_idx), 0); /* store tail pointer */ ring->tail = &interface->uc_addr[FM10K_TDT(reg_idx)]; /* reset ntu and ntc to place SW in sync with hardware */ ring->next_to_clean = 0; ring->next_to_use = 0; /* Map interrupt */ if (ring->q_vector) { txint = ring->q_vector->v_idx + NON_Q_VECTORS; txint |= FM10K_INT_MAP_TIMER0; } fm10k_write_reg(hw, FM10K_TXINT(reg_idx), txint); /* enable use of FTAG bit in Tx descriptor, register is RO for VF */ fm10k_write_reg(hw, FM10K_PFVTCTL(reg_idx), FM10K_PFVTCTL_FTAG_DESC_ENABLE); /* Initialize XPS */ if (!test_and_set_bit(__FM10K_TX_XPS_INIT_DONE, ring->state) && ring->q_vector) netif_set_xps_queue(ring->netdev, &ring->q_vector->affinity_mask, ring->queue_index); /* enable queue */ fm10k_write_reg(hw, FM10K_TXDCTL(reg_idx), txdctl); } /** * fm10k_enable_tx_ring - Verify Tx ring is enabled after configuration * @interface: board private structure * @ring: structure containing ring specific data * * Verify the Tx descriptor ring is ready for transmit. **/ static void fm10k_enable_tx_ring(struct fm10k_intfc *interface, struct fm10k_ring *ring) { struct fm10k_hw *hw = &interface->hw; int wait_loop = 10; u32 txdctl; u8 reg_idx = ring->reg_idx; /* if we are already enabled just exit */ if (fm10k_read_reg(hw, FM10K_TXDCTL(reg_idx)) & FM10K_TXDCTL_ENABLE) return; /* poll to verify queue is enabled */ do { usleep_range(1000, 2000); txdctl = fm10k_read_reg(hw, FM10K_TXDCTL(reg_idx)); } while (!(txdctl & FM10K_TXDCTL_ENABLE) && --wait_loop); if (!wait_loop) netif_err(interface, drv, interface->netdev, "Could not enable Tx Queue %d\n", reg_idx); } /** * fm10k_configure_tx - Configure Transmit Unit after Reset * @interface: board private structure * * Configure the Tx unit of the MAC after a reset. **/ static void fm10k_configure_tx(struct fm10k_intfc *interface) { int i; /* Setup the HW Tx Head and Tail descriptor pointers */ for (i = 0; i < interface->num_tx_queues; i++) fm10k_configure_tx_ring(interface, interface->tx_ring[i]); /* poll here to verify that Tx rings are now enabled */ for (i = 0; i < interface->num_tx_queues; i++) fm10k_enable_tx_ring(interface, interface->tx_ring[i]); } /** * fm10k_configure_rx_ring - Configure Rx ring after Reset * @interface: board private structure * @ring: structure containing ring specific data * * Configure the Rx descriptor ring after a reset. **/ static void fm10k_configure_rx_ring(struct fm10k_intfc *interface, struct fm10k_ring *ring) { u64 rdba = ring->dma; struct fm10k_hw *hw = &interface->hw; u32 size = ring->count * sizeof(union fm10k_rx_desc); u32 rxqctl, rxdctl = FM10K_RXDCTL_WRITE_BACK_MIN_DELAY; u32 srrctl = FM10K_SRRCTL_BUFFER_CHAINING_EN; u32 rxint = FM10K_INT_MAP_DISABLE; u8 rx_pause = interface->rx_pause; u8 reg_idx = ring->reg_idx; /* disable queue to avoid issues while updating state */ rxqctl = fm10k_read_reg(hw, FM10K_RXQCTL(reg_idx)); rxqctl &= ~FM10K_RXQCTL_ENABLE; fm10k_write_reg(hw, FM10K_RXQCTL(reg_idx), rxqctl); fm10k_write_flush(hw); /* possible poll here to verify ring resources have been cleaned */ /* set location and size for descriptor ring */ fm10k_write_reg(hw, FM10K_RDBAL(reg_idx), rdba & DMA_BIT_MASK(32)); fm10k_write_reg(hw, FM10K_RDBAH(reg_idx), rdba >> 32); fm10k_write_reg(hw, FM10K_RDLEN(reg_idx), size); /* reset head and tail pointers */ fm10k_write_reg(hw, FM10K_RDH(reg_idx), 0); fm10k_write_reg(hw, FM10K_RDT(reg_idx), 0); /* store tail pointer */ ring->tail = &interface->uc_addr[FM10K_RDT(reg_idx)]; /* reset ntu and ntc to place SW in sync with hardware */ ring->next_to_clean = 0; ring->next_to_use = 0; ring->next_to_alloc = 0; /* Configure the Rx buffer size for one buff without split */ srrctl |= FM10K_RX_BUFSZ >> FM10K_SRRCTL_BSIZEPKT_SHIFT; /* Configure the Rx ring to suppress loopback packets */ srrctl |= FM10K_SRRCTL_LOOPBACK_SUPPRESS; fm10k_write_reg(hw, FM10K_SRRCTL(reg_idx), srrctl); /* Enable drop on empty */ #ifdef CONFIG_DCB if (interface->pfc_en) rx_pause = interface->pfc_en; #endif if (!(rx_pause & BIT(ring->qos_pc))) rxdctl |= FM10K_RXDCTL_DROP_ON_EMPTY; fm10k_write_reg(hw, FM10K_RXDCTL(reg_idx), rxdctl); /* assign default VLAN to queue */ ring->vid = hw->mac.default_vid; /* if we have an active VLAN, disable default VLAN ID */ if (test_bit(hw->mac.default_vid, interface->active_vlans)) ring->vid |= FM10K_VLAN_CLEAR; /* Map interrupt */ if (ring->q_vector) { rxint = ring->q_vector->v_idx + NON_Q_VECTORS; rxint |= FM10K_INT_MAP_TIMER1; } fm10k_write_reg(hw, FM10K_RXINT(reg_idx), rxint); /* enable queue */ rxqctl = fm10k_read_reg(hw, FM10K_RXQCTL(reg_idx)); rxqctl |= FM10K_RXQCTL_ENABLE; fm10k_write_reg(hw, FM10K_RXQCTL(reg_idx), rxqctl); /* place buffers on ring for receive data */ fm10k_alloc_rx_buffers(ring, fm10k_desc_unused(ring)); } /** * fm10k_update_rx_drop_en - Configures the drop enable bits for Rx rings * @interface: board private structure * * Configure the drop enable bits for the Rx rings. **/ void fm10k_update_rx_drop_en(struct fm10k_intfc *interface) { struct fm10k_hw *hw = &interface->hw; u8 rx_pause = interface->rx_pause; int i; #ifdef CONFIG_DCB if (interface->pfc_en) rx_pause = interface->pfc_en; #endif for (i = 0; i < interface->num_rx_queues; i++) { struct fm10k_ring *ring = interface->rx_ring[i]; u32 rxdctl = FM10K_RXDCTL_WRITE_BACK_MIN_DELAY; u8 reg_idx = ring->reg_idx; if (!(rx_pause & BIT(ring->qos_pc))) rxdctl |= FM10K_RXDCTL_DROP_ON_EMPTY; fm10k_write_reg(hw, FM10K_RXDCTL(reg_idx), rxdctl); } } /** * fm10k_configure_dglort - Configure Receive DGLORT after reset * @interface: board private structure * * Configure the DGLORT description and RSS tables. **/ static void fm10k_configure_dglort(struct fm10k_intfc *interface) { struct fm10k_dglort_cfg dglort = { 0 }; struct fm10k_hw *hw = &interface->hw; int i; u32 mrqc; /* Fill out hash function seeds */ for (i = 0; i < FM10K_RSSRK_SIZE; i++) fm10k_write_reg(hw, FM10K_RSSRK(0, i), interface->rssrk[i]); /* Write RETA table to hardware */ for (i = 0; i < FM10K_RETA_SIZE; i++) fm10k_write_reg(hw, FM10K_RETA(0, i), interface->reta[i]); /* Generate RSS hash based on packet types, TCP/UDP * port numbers and/or IPv4/v6 src and dst addresses */ mrqc = FM10K_MRQC_IPV4 | FM10K_MRQC_TCP_IPV4 | FM10K_MRQC_IPV6 | FM10K_MRQC_TCP_IPV6; if (test_bit(FM10K_FLAG_RSS_FIELD_IPV4_UDP, interface->flags)) mrqc |= FM10K_MRQC_UDP_IPV4; if (test_bit(FM10K_FLAG_RSS_FIELD_IPV6_UDP, interface->flags)) mrqc |= FM10K_MRQC_UDP_IPV6; fm10k_write_reg(hw, FM10K_MRQC(0), mrqc); /* configure default DGLORT mapping for RSS/DCB */ dglort.inner_rss = 1; dglort.rss_l = fls(interface->ring_feature[RING_F_RSS].mask); dglort.pc_l = fls(interface->ring_feature[RING_F_QOS].mask); hw->mac.ops.configure_dglort_map(hw, &dglort); /* assign GLORT per queue for queue mapped testing */ if (interface->glort_count > 64) { memset(&dglort, 0, sizeof(dglort)); dglort.inner_rss = 1; dglort.glort = interface->glort + 64; dglort.idx = fm10k_dglort_pf_queue; dglort.queue_l = fls(interface->num_rx_queues - 1); hw->mac.ops.configure_dglort_map(hw, &dglort); } /* assign glort value for RSS/DCB specific to this interface */ memset(&dglort, 0, sizeof(dglort)); dglort.inner_rss = 1; dglort.glort = interface->glort; dglort.rss_l = fls(interface->ring_feature[RING_F_RSS].mask); dglort.pc_l = fls(interface->ring_feature[RING_F_QOS].mask); /* configure DGLORT mapping for RSS/DCB */ dglort.idx = fm10k_dglort_pf_rss; if (interface->l2_accel) dglort.shared_l = fls(interface->l2_accel->size); hw->mac.ops.configure_dglort_map(hw, &dglort); } /** * fm10k_configure_rx - Configure Receive Unit after Reset * @interface: board private structure * * Configure the Rx unit of the MAC after a reset. **/ static void fm10k_configure_rx(struct fm10k_intfc *interface) { int i; /* Configure SWPRI to PC map */ fm10k_configure_swpri_map(interface); /* Configure RSS and DGLORT map */ fm10k_configure_dglort(interface); /* Setup the HW Rx Head and Tail descriptor pointers */ for (i = 0; i < interface->num_rx_queues; i++) fm10k_configure_rx_ring(interface, interface->rx_ring[i]); /* possible poll here to verify that Rx rings are now enabled */ } static void fm10k_napi_enable_all(struct fm10k_intfc *interface) { struct fm10k_q_vector *q_vector; int q_idx; for (q_idx = 0; q_idx < interface->num_q_vectors; q_idx++) { q_vector = interface->q_vector[q_idx]; napi_enable(&q_vector->napi); } } static irqreturn_t fm10k_msix_clean_rings(int __always_unused irq, void *data) { struct fm10k_q_vector *q_vector = data; if (q_vector->rx.count || q_vector->tx.count) napi_schedule_irqoff(&q_vector->napi); return IRQ_HANDLED; } static irqreturn_t fm10k_msix_mbx_vf(int __always_unused irq, void *data) { struct fm10k_intfc *interface = data; struct fm10k_hw *hw = &interface->hw; struct fm10k_mbx_info *mbx = &hw->mbx; /* re-enable mailbox interrupt and indicate 20us delay */ fm10k_write_reg(hw, FM10K_VFITR(FM10K_MBX_VECTOR), (FM10K_MBX_INT_DELAY >> hw->mac.itr_scale) | FM10K_ITR_ENABLE); /* service upstream mailbox */ if (fm10k_mbx_trylock(interface)) { mbx->ops.process(hw, mbx); fm10k_mbx_unlock(interface); } hw->mac.get_host_state = true; fm10k_service_event_schedule(interface); return IRQ_HANDLED; } #define FM10K_ERR_MSG(type) case (type): error = #type; break static void fm10k_handle_fault(struct fm10k_intfc *interface, int type, struct fm10k_fault *fault) { struct pci_dev *pdev = interface->pdev; struct fm10k_hw *hw = &interface->hw; struct fm10k_iov_data *iov_data = interface->iov_data; char *error; switch (type) { case FM10K_PCA_FAULT: switch (fault->type) { default: error = "Unknown PCA error"; break; FM10K_ERR_MSG(PCA_NO_FAULT); FM10K_ERR_MSG(PCA_UNMAPPED_ADDR); FM10K_ERR_MSG(PCA_BAD_QACCESS_PF); FM10K_ERR_MSG(PCA_BAD_QACCESS_VF); FM10K_ERR_MSG(PCA_MALICIOUS_REQ); FM10K_ERR_MSG(PCA_POISONED_TLP); FM10K_ERR_MSG(PCA_TLP_ABORT); } break; case FM10K_THI_FAULT: switch (fault->type) { default: error = "Unknown THI error"; break; FM10K_ERR_MSG(THI_NO_FAULT); FM10K_ERR_MSG(THI_MAL_DIS_Q_FAULT); } break; case FM10K_FUM_FAULT: switch (fault->type) { default: error = "Unknown FUM error"; break; FM10K_ERR_MSG(FUM_NO_FAULT); FM10K_ERR_MSG(FUM_UNMAPPED_ADDR); FM10K_ERR_MSG(FUM_BAD_VF_QACCESS); FM10K_ERR_MSG(FUM_ADD_DECODE_ERR); FM10K_ERR_MSG(FUM_RO_ERROR); FM10K_ERR_MSG(FUM_QPRC_CRC_ERROR); FM10K_ERR_MSG(FUM_CSR_TIMEOUT); FM10K_ERR_MSG(FUM_INVALID_TYPE); FM10K_ERR_MSG(FUM_INVALID_LENGTH); FM10K_ERR_MSG(FUM_INVALID_BE); FM10K_ERR_MSG(FUM_INVALID_ALIGN); } break; default: error = "Undocumented fault"; break; } dev_warn(&pdev->dev, "%s Address: 0x%llx SpecInfo: 0x%x Func: %02x.%0x\n", error, fault->address, fault->specinfo, PCI_SLOT(fault->func), PCI_FUNC(fault->func)); /* For VF faults, clear out the respective LPORT, reset the queue * resources, and then reconnect to the mailbox. This allows the * VF in question to resume behavior. For transient faults that are * the result of non-malicious behavior this will log the fault and * allow the VF to resume functionality. Obviously for malicious VFs * they will be able to attempt malicious behavior again. In this * case, the system administrator will need to step in and manually * remove or disable the VF in question. */ if (fault->func && iov_data) { int vf = fault->func - 1; struct fm10k_vf_info *vf_info = &iov_data->vf_info[vf]; hw->iov.ops.reset_lport(hw, vf_info); hw->iov.ops.reset_resources(hw, vf_info); /* reset_lport disables the VF, so re-enable it */ hw->iov.ops.set_lport(hw, vf_info, vf, FM10K_VF_FLAG_MULTI_CAPABLE); /* reset_resources will disconnect from the mbx */ vf_info->mbx.ops.connect(hw, &vf_info->mbx); } } static void fm10k_report_fault(struct fm10k_intfc *interface, u32 eicr) { struct fm10k_hw *hw = &interface->hw; struct fm10k_fault fault = { 0 }; int type, err; for (eicr &= FM10K_EICR_FAULT_MASK, type = FM10K_PCA_FAULT; eicr; eicr >>= 1, type += FM10K_FAULT_SIZE) { /* only check if there is an error reported */ if (!(eicr & 0x1)) continue; /* retrieve fault info */ err = hw->mac.ops.get_fault(hw, type, &fault); if (err) { dev_err(&interface->pdev->dev, "error reading fault\n"); continue; } fm10k_handle_fault(interface, type, &fault); } } static void fm10k_reset_drop_on_empty(struct fm10k_intfc *interface, u32 eicr) { struct fm10k_hw *hw = &interface->hw; const u32 rxdctl = FM10K_RXDCTL_WRITE_BACK_MIN_DELAY; u32 maxholdq; int q; if (!(eicr & FM10K_EICR_MAXHOLDTIME)) return; maxholdq = fm10k_read_reg(hw, FM10K_MAXHOLDQ(7)); if (maxholdq) fm10k_write_reg(hw, FM10K_MAXHOLDQ(7), maxholdq); for (q = 255;;) { if (maxholdq & BIT(31)) { if (q < FM10K_MAX_QUEUES_PF) { interface->rx_overrun_pf++; fm10k_write_reg(hw, FM10K_RXDCTL(q), rxdctl); } else { interface->rx_overrun_vf++; } } maxholdq *= 2; if (!maxholdq) q &= ~(32 - 1); if (!q) break; if (q-- % 32) continue; maxholdq = fm10k_read_reg(hw, FM10K_MAXHOLDQ(q / 32)); if (maxholdq) fm10k_write_reg(hw, FM10K_MAXHOLDQ(q / 32), maxholdq); } } static irqreturn_t fm10k_msix_mbx_pf(int __always_unused irq, void *data) { struct fm10k_intfc *interface = data; struct fm10k_hw *hw = &interface->hw; struct fm10k_mbx_info *mbx = &hw->mbx; u32 eicr; /* unmask any set bits related to this interrupt */ eicr = fm10k_read_reg(hw, FM10K_EICR); fm10k_write_reg(hw, FM10K_EICR, eicr & (FM10K_EICR_MAILBOX | FM10K_EICR_SWITCHREADY | FM10K_EICR_SWITCHNOTREADY)); /* report any faults found to the message log */ fm10k_report_fault(interface, eicr); /* reset any queues disabled due to receiver overrun */ fm10k_reset_drop_on_empty(interface, eicr); /* service mailboxes */ if (fm10k_mbx_trylock(interface)) { s32 err = mbx->ops.process(hw, mbx); if (err == FM10K_ERR_RESET_REQUESTED) set_bit(FM10K_FLAG_RESET_REQUESTED, interface->flags); /* handle VFLRE events */ fm10k_iov_event(interface); fm10k_mbx_unlock(interface); } /* if switch toggled state we should reset GLORTs */ if (eicr & FM10K_EICR_SWITCHNOTREADY) { /* force link down for at least 4 seconds */ interface->link_down_event = jiffies + (4 * HZ); set_bit(__FM10K_LINK_DOWN, interface->state); /* reset dglort_map back to no config */ hw->mac.dglort_map = FM10K_DGLORTMAP_NONE; } /* we should validate host state after interrupt event */ hw->mac.get_host_state = true; /* validate host state, and handle VF mailboxes in the service task */ fm10k_service_event_schedule(interface); /* re-enable mailbox interrupt and indicate 20us delay */ fm10k_write_reg(hw, FM10K_ITR(FM10K_MBX_VECTOR), (FM10K_MBX_INT_DELAY >> hw->mac.itr_scale) | FM10K_ITR_ENABLE); return IRQ_HANDLED; } void fm10k_mbx_free_irq(struct fm10k_intfc *interface) { struct fm10k_hw *hw = &interface->hw; struct msix_entry *entry; int itr_reg; /* no mailbox IRQ to free if MSI-X is not enabled */ if (!interface->msix_entries) return; entry = &interface->msix_entries[FM10K_MBX_VECTOR]; /* disconnect the mailbox */ hw->mbx.ops.disconnect(hw, &hw->mbx); /* disable Mailbox cause */ if (hw->mac.type == fm10k_mac_pf) { fm10k_write_reg(hw, FM10K_EIMR, FM10K_EIMR_DISABLE(PCA_FAULT) | FM10K_EIMR_DISABLE(FUM_FAULT) | FM10K_EIMR_DISABLE(MAILBOX) | FM10K_EIMR_DISABLE(SWITCHREADY) | FM10K_EIMR_DISABLE(SWITCHNOTREADY) | FM10K_EIMR_DISABLE(SRAMERROR) | FM10K_EIMR_DISABLE(VFLR) | FM10K_EIMR_DISABLE(MAXHOLDTIME)); itr_reg = FM10K_ITR(FM10K_MBX_VECTOR); } else { itr_reg = FM10K_VFITR(FM10K_MBX_VECTOR); } fm10k_write_reg(hw, itr_reg, FM10K_ITR_MASK_SET); free_irq(entry->vector, interface); } static s32 fm10k_mbx_mac_addr(struct fm10k_hw *hw, u32 **results, struct fm10k_mbx_info *mbx) { bool vlan_override = hw->mac.vlan_override; u16 default_vid = hw->mac.default_vid; struct fm10k_intfc *interface; s32 err; err = fm10k_msg_mac_vlan_vf(hw, results, mbx); if (err) return err; interface = container_of(hw, struct fm10k_intfc, hw); /* MAC was changed so we need reset */ if (is_valid_ether_addr(hw->mac.perm_addr) && !ether_addr_equal(hw->mac.perm_addr, hw->mac.addr)) set_bit(FM10K_FLAG_RESET_REQUESTED, interface->flags); /* VLAN override was changed, or default VLAN changed */ if ((vlan_override != hw->mac.vlan_override) || (default_vid != hw->mac.default_vid)) set_bit(FM10K_FLAG_RESET_REQUESTED, interface->flags); return 0; } /* generic error handler for mailbox issues */ static s32 fm10k_mbx_error(struct fm10k_hw *hw, u32 **results, struct fm10k_mbx_info __always_unused *mbx) { struct fm10k_intfc *interface; struct pci_dev *pdev; interface = container_of(hw, struct fm10k_intfc, hw); pdev = interface->pdev; dev_err(&pdev->dev, "Unknown message ID %u\n", **results & FM10K_TLV_ID_MASK); return 0; } static const struct fm10k_msg_data vf_mbx_data[] = { FM10K_TLV_MSG_TEST_HANDLER(fm10k_tlv_msg_test), FM10K_VF_MSG_MAC_VLAN_HANDLER(fm10k_mbx_mac_addr), FM10K_VF_MSG_LPORT_STATE_HANDLER(fm10k_msg_lport_state_vf), FM10K_TLV_MSG_ERROR_HANDLER(fm10k_mbx_error), }; static int fm10k_mbx_request_irq_vf(struct fm10k_intfc *interface) { struct msix_entry *entry = &interface->msix_entries[FM10K_MBX_VECTOR]; struct net_device *dev = interface->netdev; struct fm10k_hw *hw = &interface->hw; int err; /* Use timer0 for interrupt moderation on the mailbox */ u32 itr = entry->entry | FM10K_INT_MAP_TIMER0; /* register mailbox handlers */ err = hw->mbx.ops.register_handlers(&hw->mbx, vf_mbx_data); if (err) return err; /* request the IRQ */ err = request_irq(entry->vector, fm10k_msix_mbx_vf, 0, dev->name, interface); if (err) { netif_err(interface, probe, dev, "request_irq for msix_mbx failed: %d\n", err); return err; } /* map all of the interrupt sources */ fm10k_write_reg(hw, FM10K_VFINT_MAP, itr); /* enable interrupt */ fm10k_write_reg(hw, FM10K_VFITR(entry->entry), FM10K_ITR_ENABLE); return 0; } static s32 fm10k_lport_map(struct fm10k_hw *hw, u32 **results, struct fm10k_mbx_info *mbx) { struct fm10k_intfc *interface; u32 dglort_map = hw->mac.dglort_map; s32 err; interface = container_of(hw, struct fm10k_intfc, hw); err = fm10k_msg_err_pf(hw, results, mbx); if (!err && hw->swapi.status) { /* force link down for a reasonable delay */ interface->link_down_event = jiffies + (2 * HZ); set_bit(__FM10K_LINK_DOWN, interface->state); /* reset dglort_map back to no config */ hw->mac.dglort_map = FM10K_DGLORTMAP_NONE; fm10k_service_event_schedule(interface); /* prevent overloading kernel message buffer */ if (interface->lport_map_failed) return 0; interface->lport_map_failed = true; if (hw->swapi.status == FM10K_MSG_ERR_PEP_NOT_SCHEDULED) dev_warn(&interface->pdev->dev, "cannot obtain link because the host interface is configured for a PCIe host interface bandwidth of zero\n"); dev_warn(&interface->pdev->dev, "request logical port map failed: %d\n", hw->swapi.status); return 0; } err = fm10k_msg_lport_map_pf(hw, results, mbx); if (err) return err; interface->lport_map_failed = false; /* we need to reset if port count was just updated */ if (dglort_map != hw->mac.dglort_map) set_bit(FM10K_FLAG_RESET_REQUESTED, interface->flags); return 0; } static s32 fm10k_update_pvid(struct fm10k_hw *hw, u32 **results, struct fm10k_mbx_info __always_unused *mbx) { struct fm10k_intfc *interface; u16 glort, pvid; u32 pvid_update; s32 err; err = fm10k_tlv_attr_get_u32(results[FM10K_PF_ATTR_ID_UPDATE_PVID], &pvid_update); if (err) return err; /* extract values from the pvid update */ glort = FM10K_MSG_HDR_FIELD_GET(pvid_update, UPDATE_PVID_GLORT); pvid = FM10K_MSG_HDR_FIELD_GET(pvid_update, UPDATE_PVID_PVID); /* if glort is not valid return error */ if (!fm10k_glort_valid_pf(hw, glort)) return FM10K_ERR_PARAM; /* verify VLAN ID is valid */ if (pvid >= FM10K_VLAN_TABLE_VID_MAX) return FM10K_ERR_PARAM; interface = container_of(hw, struct fm10k_intfc, hw); /* check to see if this belongs to one of the VFs */ err = fm10k_iov_update_pvid(interface, glort, pvid); if (!err) return 0; /* we need to reset if default VLAN was just updated */ if (pvid != hw->mac.default_vid) set_bit(FM10K_FLAG_RESET_REQUESTED, interface->flags); hw->mac.default_vid = pvid; return 0; } static const struct fm10k_msg_data pf_mbx_data[] = { FM10K_PF_MSG_ERR_HANDLER(XCAST_MODES, fm10k_msg_err_pf), FM10K_PF_MSG_ERR_HANDLER(UPDATE_MAC_FWD_RULE, fm10k_msg_err_pf), FM10K_PF_MSG_LPORT_MAP_HANDLER(fm10k_lport_map), FM10K_PF_MSG_ERR_HANDLER(LPORT_CREATE, fm10k_msg_err_pf), FM10K_PF_MSG_ERR_HANDLER(LPORT_DELETE, fm10k_msg_err_pf), FM10K_PF_MSG_UPDATE_PVID_HANDLER(fm10k_update_pvid), FM10K_TLV_MSG_ERROR_HANDLER(fm10k_mbx_error), }; static int fm10k_mbx_request_irq_pf(struct fm10k_intfc *interface) { struct msix_entry *entry = &interface->msix_entries[FM10K_MBX_VECTOR]; struct net_device *dev = interface->netdev; struct fm10k_hw *hw = &interface->hw; int err; /* Use timer0 for interrupt moderation on the mailbox */ u32 mbx_itr = entry->entry | FM10K_INT_MAP_TIMER0; u32 other_itr = entry->entry | FM10K_INT_MAP_IMMEDIATE; /* register mailbox handlers */ err = hw->mbx.ops.register_handlers(&hw->mbx, pf_mbx_data); if (err) return err; /* request the IRQ */ err = request_irq(entry->vector, fm10k_msix_mbx_pf, 0, dev->name, interface); if (err) { netif_err(interface, probe, dev, "request_irq for msix_mbx failed: %d\n", err); return err; } /* Enable interrupts w/ no moderation for "other" interrupts */ fm10k_write_reg(hw, FM10K_INT_MAP(fm10k_int_pcie_fault), other_itr); fm10k_write_reg(hw, FM10K_INT_MAP(fm10k_int_switch_up_down), other_itr); fm10k_write_reg(hw, FM10K_INT_MAP(fm10k_int_sram), other_itr); fm10k_write_reg(hw, FM10K_INT_MAP(fm10k_int_max_hold_time), other_itr); fm10k_write_reg(hw, FM10K_INT_MAP(fm10k_int_vflr), other_itr); /* Enable interrupts w/ moderation for mailbox */ fm10k_write_reg(hw, FM10K_INT_MAP(fm10k_int_mailbox), mbx_itr); /* Enable individual interrupt causes */ fm10k_write_reg(hw, FM10K_EIMR, FM10K_EIMR_ENABLE(PCA_FAULT) | FM10K_EIMR_ENABLE(FUM_FAULT) | FM10K_EIMR_ENABLE(MAILBOX) | FM10K_EIMR_ENABLE(SWITCHREADY) | FM10K_EIMR_ENABLE(SWITCHNOTREADY) | FM10K_EIMR_ENABLE(SRAMERROR) | FM10K_EIMR_ENABLE(VFLR) | FM10K_EIMR_ENABLE(MAXHOLDTIME)); /* enable interrupt */ fm10k_write_reg(hw, FM10K_ITR(entry->entry), FM10K_ITR_ENABLE); return 0; } int fm10k_mbx_request_irq(struct fm10k_intfc *interface) { struct fm10k_hw *hw = &interface->hw; int err; /* enable Mailbox cause */ if (hw->mac.type == fm10k_mac_pf) err = fm10k_mbx_request_irq_pf(interface); else err = fm10k_mbx_request_irq_vf(interface); if (err) return err; /* connect mailbox */ err = hw->mbx.ops.connect(hw, &hw->mbx); /* if the mailbox failed to connect, then free IRQ */ if (err) fm10k_mbx_free_irq(interface); return err; } /** * fm10k_qv_free_irq - release interrupts associated with queue vectors * @interface: board private structure * * Release all interrupts associated with this interface **/ void fm10k_qv_free_irq(struct fm10k_intfc *interface) { int vector = interface->num_q_vectors; struct msix_entry *entry; entry = &interface->msix_entries[NON_Q_VECTORS + vector]; while (vector) { struct fm10k_q_vector *q_vector; vector--; entry--; q_vector = interface->q_vector[vector]; if (!q_vector->tx.count && !q_vector->rx.count) continue; /* clear the affinity_mask in the IRQ descriptor */ irq_set_affinity_hint(entry->vector, NULL); /* disable interrupts */ writel(FM10K_ITR_MASK_SET, q_vector->itr); free_irq(entry->vector, q_vector); } } /** * fm10k_qv_request_irq - initialize interrupts for queue vectors * @interface: board private structure * * Attempts to configure interrupts using the best available * capabilities of the hardware and kernel. **/ int fm10k_qv_request_irq(struct fm10k_intfc *interface) { struct net_device *dev = interface->netdev; struct fm10k_hw *hw = &interface->hw; struct msix_entry *entry; unsigned int ri = 0, ti = 0; int vector, err; entry = &interface->msix_entries[NON_Q_VECTORS]; for (vector = 0; vector < interface->num_q_vectors; vector++) { struct fm10k_q_vector *q_vector = interface->q_vector[vector]; /* name the vector */ if (q_vector->tx.count && q_vector->rx.count) { snprintf(q_vector->name, sizeof(q_vector->name), "%s-TxRx-%u", dev->name, ri++); ti++; } else if (q_vector->rx.count) { snprintf(q_vector->name, sizeof(q_vector->name), "%s-rx-%u", dev->name, ri++); } else if (q_vector->tx.count) { snprintf(q_vector->name, sizeof(q_vector->name), "%s-tx-%u", dev->name, ti++); } else { /* skip this unused q_vector */ continue; } /* Assign ITR register to q_vector */ q_vector->itr = (hw->mac.type == fm10k_mac_pf) ? &interface->uc_addr[FM10K_ITR(entry->entry)] : &interface->uc_addr[FM10K_VFITR(entry->entry)]; /* request the IRQ */ err = request_irq(entry->vector, &fm10k_msix_clean_rings, 0, q_vector->name, q_vector); if (err) { netif_err(interface, probe, dev, "request_irq failed for MSIX interrupt Error: %d\n", err); goto err_out; } /* assign the mask for this irq */ irq_set_affinity_hint(entry->vector, &q_vector->affinity_mask); /* Enable q_vector */ writel(FM10K_ITR_ENABLE, q_vector->itr); entry++; } return 0; err_out: /* wind through the ring freeing all entries and vectors */ while (vector) { struct fm10k_q_vector *q_vector; entry--; vector--; q_vector = interface->q_vector[vector]; if (!q_vector->tx.count && !q_vector->rx.count) continue; /* clear the affinity_mask in the IRQ descriptor */ irq_set_affinity_hint(entry->vector, NULL); /* disable interrupts */ writel(FM10K_ITR_MASK_SET, q_vector->itr); free_irq(entry->vector, q_vector); } return err; } void fm10k_up(struct fm10k_intfc *interface) { struct fm10k_hw *hw = &interface->hw; /* Enable Tx/Rx DMA */ hw->mac.ops.start_hw(hw); /* configure Tx descriptor rings */ fm10k_configure_tx(interface); /* configure Rx descriptor rings */ fm10k_configure_rx(interface); /* configure interrupts */ hw->mac.ops.update_int_moderator(hw); /* enable statistics capture again */ clear_bit(__FM10K_UPDATING_STATS, interface->state); /* clear down bit to indicate we are ready to go */ clear_bit(__FM10K_DOWN, interface->state); /* enable polling cleanups */ fm10k_napi_enable_all(interface); /* re-establish Rx filters */ fm10k_restore_rx_state(interface); /* enable transmits */ netif_tx_start_all_queues(interface->netdev); /* kick off the service timer now */ hw->mac.get_host_state = true; mod_timer(&interface->service_timer, jiffies); } static void fm10k_napi_disable_all(struct fm10k_intfc *interface) { struct fm10k_q_vector *q_vector; int q_idx; for (q_idx = 0; q_idx < interface->num_q_vectors; q_idx++) { q_vector = interface->q_vector[q_idx]; napi_disable(&q_vector->napi); } } void fm10k_down(struct fm10k_intfc *interface) { struct net_device *netdev = interface->netdev; struct fm10k_hw *hw = &interface->hw; int err, i = 0, count = 0; /* signal that we are down to the interrupt handler and service task */ if (test_and_set_bit(__FM10K_DOWN, interface->state)) return; /* call carrier off first to avoid false dev_watchdog timeouts */ netif_carrier_off(netdev); /* disable transmits */ netif_tx_stop_all_queues(netdev); netif_tx_disable(netdev); /* reset Rx filters */ fm10k_reset_rx_state(interface); /* disable polling routines */ fm10k_napi_disable_all(interface); /* capture stats one last time before stopping interface */ fm10k_update_stats(interface); /* prevent updating statistics while we're down */ while (test_and_set_bit(__FM10K_UPDATING_STATS, interface->state)) usleep_range(1000, 2000); /* skip waiting for TX DMA if we lost PCIe link */ if (FM10K_REMOVED(hw->hw_addr)) goto skip_tx_dma_drain; /* In some rare circumstances it can take a while for Tx queues to * quiesce and be fully disabled. Attempt to .stop_hw() first, and * then if we get ERR_REQUESTS_PENDING, go ahead and wait in a loop * until the Tx queues have emptied, or until a number of retries. If * we fail to clear within the retry loop, we will issue a warning * indicating that Tx DMA is probably hung. Note this means we call * .stop_hw() twice but this shouldn't cause any problems. */ err = hw->mac.ops.stop_hw(hw); if (err != FM10K_ERR_REQUESTS_PENDING) goto skip_tx_dma_drain; #define TX_DMA_DRAIN_RETRIES 25 for (count = 0; count < TX_DMA_DRAIN_RETRIES; count++) { usleep_range(10000, 20000); /* start checking at the last ring to have pending Tx */ for (; i < interface->num_tx_queues; i++) if (fm10k_get_tx_pending(interface->tx_ring[i], false)) break; /* if all the queues are drained, we can break now */ if (i == interface->num_tx_queues) break; } if (count >= TX_DMA_DRAIN_RETRIES) dev_err(&interface->pdev->dev, "Tx queues failed to drain after %d tries. Tx DMA is probably hung.\n", count); skip_tx_dma_drain: /* Disable DMA engine for Tx/Rx */ err = hw->mac.ops.stop_hw(hw); if (err == FM10K_ERR_REQUESTS_PENDING) dev_err(&interface->pdev->dev, "due to pending requests hw was not shut down gracefully\n"); else if (err) dev_err(&interface->pdev->dev, "stop_hw failed: %d\n", err); /* free any buffers still on the rings */ fm10k_clean_all_tx_rings(interface); fm10k_clean_all_rx_rings(interface); } /** * fm10k_sw_init - Initialize general software structures * @interface: host interface private structure to initialize * @ent: PCI device ID entry * * fm10k_sw_init initializes the interface private data structure. * Fields are initialized based on PCI device information and * OS network device settings (MTU size). **/ static int fm10k_sw_init(struct fm10k_intfc *interface, const struct pci_device_id *ent) { const struct fm10k_info *fi = fm10k_info_tbl[ent->driver_data]; struct fm10k_hw *hw = &interface->hw; struct pci_dev *pdev = interface->pdev; struct net_device *netdev = interface->netdev; u32 rss_key[FM10K_RSSRK_SIZE]; unsigned int rss; int err; /* initialize back pointer */ hw->back = interface; hw->hw_addr = interface->uc_addr; /* PCI config space info */ hw->vendor_id = pdev->vendor; hw->device_id = pdev->device; hw->revision_id = pdev->revision; hw->subsystem_vendor_id = pdev->subsystem_vendor; hw->subsystem_device_id = pdev->subsystem_device; /* Setup hw api */ memcpy(&hw->mac.ops, fi->mac_ops, sizeof(hw->mac.ops)); hw->mac.type = fi->mac; /* Setup IOV handlers */ if (fi->iov_ops) memcpy(&hw->iov.ops, fi->iov_ops, sizeof(hw->iov.ops)); /* Set common capability flags and settings */ rss = min_t(int, FM10K_MAX_RSS_INDICES, num_online_cpus()); interface->ring_feature[RING_F_RSS].limit = rss; fi->get_invariants(hw); /* pick up the PCIe bus settings for reporting later */ if (hw->mac.ops.get_bus_info) hw->mac.ops.get_bus_info(hw); /* limit the usable DMA range */ if (hw->mac.ops.set_dma_mask) hw->mac.ops.set_dma_mask(hw, dma_get_mask(&pdev->dev)); /* update netdev with DMA restrictions */ if (dma_get_mask(&pdev->dev) > DMA_BIT_MASK(32)) { netdev->features |= NETIF_F_HIGHDMA; netdev->vlan_features |= NETIF_F_HIGHDMA; } /* reset and initialize the hardware so it is in a known state */ err = hw->mac.ops.reset_hw(hw); if (err) { dev_err(&pdev->dev, "reset_hw failed: %d\n", err); return err; } err = hw->mac.ops.init_hw(hw); if (err) { dev_err(&pdev->dev, "init_hw failed: %d\n", err); return err; } /* initialize hardware statistics */ hw->mac.ops.update_hw_stats(hw, &interface->stats); /* Set upper limit on IOV VFs that can be allocated */ pci_sriov_set_totalvfs(pdev, hw->iov.total_vfs); /* Start with random Ethernet address */ eth_random_addr(hw->mac.addr); /* Initialize MAC address from hardware */ err = hw->mac.ops.read_mac_addr(hw); if (err) { dev_warn(&pdev->dev, "Failed to obtain MAC address defaulting to random\n"); /* tag address assignment as random */ netdev->addr_assign_type |= NET_ADDR_RANDOM; } eth_hw_addr_set(netdev, hw->mac.addr); ether_addr_copy(netdev->perm_addr, hw->mac.addr); if (!is_valid_ether_addr(netdev->perm_addr)) { dev_err(&pdev->dev, "Invalid MAC Address\n"); return -EIO; } /* initialize DCBNL interface */ fm10k_dcbnl_set_ops(netdev); /* set default ring sizes */ interface->tx_ring_count = FM10K_DEFAULT_TXD; interface->rx_ring_count = FM10K_DEFAULT_RXD; /* set default interrupt moderation */ interface->tx_itr = FM10K_TX_ITR_DEFAULT; interface->rx_itr = FM10K_ITR_ADAPTIVE | FM10K_RX_ITR_DEFAULT; /* Initialize the MAC/VLAN queue */ INIT_LIST_HEAD(&interface->macvlan_requests); netdev_rss_key_fill(rss_key, sizeof(rss_key)); memcpy(interface->rssrk, rss_key, sizeof(rss_key)); /* Initialize the mailbox lock */ spin_lock_init(&interface->mbx_lock); spin_lock_init(&interface->macvlan_lock); /* Start off interface as being down */ set_bit(__FM10K_DOWN, interface->state); set_bit(__FM10K_UPDATING_STATS, interface->state); return 0; } /** * fm10k_probe - Device Initialization Routine * @pdev: PCI device information struct * @ent: entry in fm10k_pci_tbl * * Returns 0 on success, negative on failure * * fm10k_probe initializes an interface identified by a pci_dev structure. * The OS initialization, configuring of the interface private structure, * and a hardware reset occur. **/ static int fm10k_probe(struct pci_dev *pdev, const struct pci_device_id *ent) { struct net_device *netdev; struct fm10k_intfc *interface; int err; if (pdev->error_state != pci_channel_io_normal) { dev_err(&pdev->dev, "PCI device still in an error state. Unable to load...\n"); return -EIO; } err = pci_enable_device_mem(pdev); if (err) { dev_err(&pdev->dev, "PCI enable device failed: %d\n", err); return err; } err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(48)); if (err) err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32)); if (err) { dev_err(&pdev->dev, "DMA configuration failed: %d\n", err); goto err_dma; } err = pci_request_mem_regions(pdev, fm10k_driver_name); if (err) { dev_err(&pdev->dev, "pci_request_selected_regions failed: %d\n", err); goto err_pci_reg; } pci_set_master(pdev); pci_save_state(pdev); netdev = fm10k_alloc_netdev(fm10k_info_tbl[ent->driver_data]); if (!netdev) { err = -ENOMEM; goto err_alloc_netdev; } SET_NETDEV_DEV(netdev, &pdev->dev); interface = netdev_priv(netdev); pci_set_drvdata(pdev, interface); interface->netdev = netdev; interface->pdev = pdev; interface->uc_addr = ioremap(pci_resource_start(pdev, 0), FM10K_UC_ADDR_SIZE); if (!interface->uc_addr) { err = -EIO; goto err_ioremap; } err = fm10k_sw_init(interface, ent); if (err) goto err_sw_init; /* enable debugfs support */ fm10k_dbg_intfc_init(interface); err = fm10k_init_queueing_scheme(interface); if (err) goto err_sw_init; /* the mbx interrupt might attempt to schedule the service task, so we * must ensure it is disabled since we haven't yet requested the timer * or work item. */ set_bit(__FM10K_SERVICE_DISABLE, interface->state); err = fm10k_mbx_request_irq(interface); if (err) goto err_mbx_interrupt; /* final check of hardware state before registering the interface */ err = fm10k_hw_ready(interface); if (err) goto err_register; err = register_netdev(netdev); if (err) goto err_register; /* carrier off reporting is important to ethtool even BEFORE open */ netif_carrier_off(netdev); /* stop all the transmit queues from transmitting until link is up */ netif_tx_stop_all_queues(netdev); /* Initialize service timer and service task late in order to avoid * cleanup issues. */ timer_setup(&interface->service_timer, fm10k_service_timer, 0); INIT_WORK(&interface->service_task, fm10k_service_task); /* Setup the MAC/VLAN queue */ INIT_DELAYED_WORK(&interface->macvlan_task, fm10k_macvlan_task); /* kick off service timer now, even when interface is down */ mod_timer(&interface->service_timer, (HZ * 2) + jiffies); /* print warning for non-optimal configurations */ pcie_print_link_status(interface->pdev); /* report MAC address for logging */ dev_info(&pdev->dev, "%pM\n", netdev->dev_addr); /* enable SR-IOV after registering netdev to enforce PF/VF ordering */ fm10k_iov_configure(pdev, 0); /* clear the service task disable bit and kick off service task */ clear_bit(__FM10K_SERVICE_DISABLE, interface->state); fm10k_service_event_schedule(interface); return 0; err_register: fm10k_mbx_free_irq(interface); err_mbx_interrupt: fm10k_clear_queueing_scheme(interface); err_sw_init: if (interface->sw_addr) iounmap(interface->sw_addr); iounmap(interface->uc_addr); err_ioremap: free_netdev(netdev); err_alloc_netdev: pci_release_mem_regions(pdev); err_pci_reg: err_dma: pci_disable_device(pdev); return err; } /** * fm10k_remove - Device Removal Routine * @pdev: PCI device information struct * * fm10k_remove is called by the PCI subsystem to alert the driver * that it should release a PCI device. The could be caused by a * Hot-Plug event, or because the driver is going to be removed from * memory. **/ static void fm10k_remove(struct pci_dev *pdev) { struct fm10k_intfc *interface = pci_get_drvdata(pdev); struct net_device *netdev = interface->netdev; del_timer_sync(&interface->service_timer); fm10k_stop_service_event(interface); fm10k_stop_macvlan_task(interface); /* Remove all pending MAC/VLAN requests */ fm10k_clear_macvlan_queue(interface, interface->glort, true); /* free netdev, this may bounce the interrupts due to setup_tc */ if (netdev->reg_state == NETREG_REGISTERED) unregister_netdev(netdev); /* release VFs */ fm10k_iov_disable(pdev); /* disable mailbox interrupt */ fm10k_mbx_free_irq(interface); /* free interrupts */ fm10k_clear_queueing_scheme(interface); /* remove any debugfs interfaces */ fm10k_dbg_intfc_exit(interface); if (interface->sw_addr) iounmap(interface->sw_addr); iounmap(interface->uc_addr); free_netdev(netdev); pci_release_mem_regions(pdev); pci_disable_device(pdev); } static void fm10k_prepare_suspend(struct fm10k_intfc *interface) { /* the watchdog task reads from registers, which might appear like * a surprise remove if the PCIe device is disabled while we're * stopped. We stop the watchdog task until after we resume software * activity. * * Note that the MAC/VLAN task will be stopped as part of preparing * for reset so we don't need to handle it here. */ fm10k_stop_service_event(interface); if (fm10k_prepare_for_reset(interface)) set_bit(__FM10K_RESET_SUSPENDED, interface->state); } static int fm10k_handle_resume(struct fm10k_intfc *interface) { struct fm10k_hw *hw = &interface->hw; int err; /* Even if we didn't properly prepare for reset in * fm10k_prepare_suspend, we'll attempt to resume anyways. */ if (!test_and_clear_bit(__FM10K_RESET_SUSPENDED, interface->state)) dev_warn(&interface->pdev->dev, "Device was shut down as part of suspend... Attempting to recover\n"); /* reset statistics starting values */ hw->mac.ops.rebind_hw_stats(hw, &interface->stats); err = fm10k_handle_reset(interface); if (err) return err; /* assume host is not ready, to prevent race with watchdog in case we * actually don't have connection to the switch */ interface->host_ready = false; fm10k_watchdog_host_not_ready(interface); /* force link to stay down for a second to prevent link flutter */ interface->link_down_event = jiffies + (HZ); set_bit(__FM10K_LINK_DOWN, interface->state); /* restart the service task */ fm10k_start_service_event(interface); /* Restart the MAC/VLAN request queue in-case of outstanding events */ fm10k_macvlan_schedule(interface); return 0; } /** * fm10k_resume - Generic PM resume hook * @dev: generic device structure * * Generic PM hook used when waking the device from a low power state after * suspend or hibernation. This function does not need to handle lower PCIe * device state as the stack takes care of that for us. **/ static int __maybe_unused fm10k_resume(struct device *dev) { struct fm10k_intfc *interface = dev_get_drvdata(dev); struct net_device *netdev = interface->netdev; struct fm10k_hw *hw = &interface->hw; int err; /* refresh hw_addr in case it was dropped */ hw->hw_addr = interface->uc_addr; err = fm10k_handle_resume(interface); if (err) return err; netif_device_attach(netdev); return 0; } /** * fm10k_suspend - Generic PM suspend hook * @dev: generic device structure * * Generic PM hook used when setting the device into a low power state for * system suspend or hibernation. This function does not need to handle lower * PCIe device state as the stack takes care of that for us. **/ static int __maybe_unused fm10k_suspend(struct device *dev) { struct fm10k_intfc *interface = dev_get_drvdata(dev); struct net_device *netdev = interface->netdev; netif_device_detach(netdev); fm10k_prepare_suspend(interface); return 0; } /** * fm10k_io_error_detected - called when PCI error is detected * @pdev: Pointer to PCI device * @state: The current pci connection state * * This function is called after a PCI bus error affecting * this device has been detected. */ static pci_ers_result_t fm10k_io_error_detected(struct pci_dev *pdev, pci_channel_state_t state) { struct fm10k_intfc *interface = pci_get_drvdata(pdev); struct net_device *netdev = interface->netdev; netif_device_detach(netdev); if (state == pci_channel_io_perm_failure) return PCI_ERS_RESULT_DISCONNECT; fm10k_prepare_suspend(interface); /* Request a slot reset. */ return PCI_ERS_RESULT_NEED_RESET; } /** * fm10k_io_slot_reset - called after the pci bus has been reset. * @pdev: Pointer to PCI device * * Restart the card from scratch, as if from a cold-boot. */ static pci_ers_result_t fm10k_io_slot_reset(struct pci_dev *pdev) { pci_ers_result_t result; if (pci_reenable_device(pdev)) { dev_err(&pdev->dev, "Cannot re-enable PCI device after reset.\n"); result = PCI_ERS_RESULT_DISCONNECT; } else { pci_set_master(pdev); pci_restore_state(pdev); /* After second error pci->state_saved is false, this * resets it so EEH doesn't break. */ pci_save_state(pdev); pci_wake_from_d3(pdev, false); result = PCI_ERS_RESULT_RECOVERED; } return result; } /** * fm10k_io_resume - called when traffic can start flowing again. * @pdev: Pointer to PCI device * * This callback is called when the error recovery driver tells us that * its OK to resume normal operation. */ static void fm10k_io_resume(struct pci_dev *pdev) { struct fm10k_intfc *interface = pci_get_drvdata(pdev); struct net_device *netdev = interface->netdev; int err; err = fm10k_handle_resume(interface); if (err) dev_warn(&pdev->dev, "%s failed: %d\n", __func__, err); else netif_device_attach(netdev); } /** * fm10k_io_reset_prepare - called when PCI function is about to be reset * @pdev: Pointer to PCI device * * This callback is called when the PCI function is about to be reset, * allowing the device driver to prepare for it. */ static void fm10k_io_reset_prepare(struct pci_dev *pdev) { /* warn incase we have any active VF devices */ if (pci_num_vf(pdev)) dev_warn(&pdev->dev, "PCIe FLR may cause issues for any active VF devices\n"); fm10k_prepare_suspend(pci_get_drvdata(pdev)); } /** * fm10k_io_reset_done - called when PCI function has finished resetting * @pdev: Pointer to PCI device * * This callback is called just after the PCI function is reset, such as via * /sys/class/net/<enpX>/device/reset or similar. */ static void fm10k_io_reset_done(struct pci_dev *pdev) { struct fm10k_intfc *interface = pci_get_drvdata(pdev); int err = fm10k_handle_resume(interface); if (err) { dev_warn(&pdev->dev, "%s failed: %d\n", __func__, err); netif_device_detach(interface->netdev); } } static const struct pci_error_handlers fm10k_err_handler = { .error_detected = fm10k_io_error_detected, .slot_reset = fm10k_io_slot_reset, .resume = fm10k_io_resume, .reset_prepare = fm10k_io_reset_prepare, .reset_done = fm10k_io_reset_done, }; static SIMPLE_DEV_PM_OPS(fm10k_pm_ops, fm10k_suspend, fm10k_resume); static struct pci_driver fm10k_driver = { .name = fm10k_driver_name, .id_table = fm10k_pci_tbl, .probe = fm10k_probe, .remove = fm10k_remove, .driver = { .pm = &fm10k_pm_ops, }, .sriov_configure = fm10k_iov_configure, .err_handler = &fm10k_err_handler }; /** * fm10k_register_pci_driver - register driver interface * * This function is called on module load in order to register the driver. **/ int fm10k_register_pci_driver(void) { return pci_register_driver(&fm10k_driver); } /** * fm10k_unregister_pci_driver - unregister driver interface * * This function is called on module unload in order to remove the driver. **/ void fm10k_unregister_pci_driver(void) { pci_unregister_driver(&fm10k_driver); } |