Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 | /* * Copyright 2018 Red Hat Inc. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be included in * all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR * OTHER DEALINGS IN THE SOFTWARE. */ #include "priv.h" #include <core/memory.h> #include <subdev/mc.h> #include <subdev/mmu.h> #include <subdev/vfn.h> #include <engine/fifo.h> #include <nvif/class.h> static irqreturn_t tu102_fault_buffer_notify(struct nvkm_inth *inth) { struct nvkm_fault_buffer *buffer = container_of(inth, typeof(*buffer), inth); nvkm_event_ntfy(&buffer->fault->event, buffer->id, NVKM_FAULT_BUFFER_EVENT_PENDING); return IRQ_HANDLED; } static void tu102_fault_buffer_intr(struct nvkm_fault_buffer *buffer, bool enable) { if (enable) nvkm_inth_allow(&buffer->inth); else nvkm_inth_block(&buffer->inth); } static void tu102_fault_buffer_fini(struct nvkm_fault_buffer *buffer) { struct nvkm_device *device = buffer->fault->subdev.device; const u32 foff = buffer->id * 0x20; nvkm_mask(device, 0xb83010 + foff, 0x80000000, 0x00000000); } static void tu102_fault_buffer_init(struct nvkm_fault_buffer *buffer) { struct nvkm_device *device = buffer->fault->subdev.device; const u32 foff = buffer->id * 0x20; nvkm_mask(device, 0xb83010 + foff, 0xc0000000, 0x40000000); nvkm_wr32(device, 0xb83004 + foff, upper_32_bits(buffer->addr)); nvkm_wr32(device, 0xb83000 + foff, lower_32_bits(buffer->addr)); nvkm_mask(device, 0xb83010 + foff, 0x80000000, 0x80000000); } static void tu102_fault_buffer_info(struct nvkm_fault_buffer *buffer) { struct nvkm_device *device = buffer->fault->subdev.device; const u32 foff = buffer->id * 0x20; nvkm_mask(device, 0xb83010 + foff, 0x40000000, 0x40000000); buffer->entries = nvkm_rd32(device, 0xb83010 + foff) & 0x000fffff; buffer->get = 0xb83008 + foff; buffer->put = 0xb8300c + foff; } static irqreturn_t tu102_fault_info_fault(struct nvkm_inth *inth) { struct nvkm_fault *fault = container_of(inth, typeof(*fault), info_fault); struct nvkm_subdev *subdev = &fault->subdev; struct nvkm_device *device = subdev->device; struct nvkm_fault_data info; const u32 addrlo = nvkm_rd32(device, 0xb83080); const u32 addrhi = nvkm_rd32(device, 0xb83084); const u32 info0 = nvkm_rd32(device, 0xb83088); const u32 insthi = nvkm_rd32(device, 0xb8308c); const u32 info1 = nvkm_rd32(device, 0xb83090); info.addr = ((u64)addrhi << 32) | addrlo; info.inst = ((u64)insthi << 32) | (info0 & 0xfffff000); info.time = 0; info.engine = (info0 & 0x000000ff); info.valid = (info1 & 0x80000000) >> 31; info.gpc = (info1 & 0x1f000000) >> 24; info.hub = (info1 & 0x00100000) >> 20; info.access = (info1 & 0x000f0000) >> 16; info.client = (info1 & 0x00007f00) >> 8; info.reason = (info1 & 0x0000001f); nvkm_fifo_fault(device->fifo, &info); nvkm_wr32(device, 0xb83094, 0x80000000); return IRQ_HANDLED; } static void tu102_fault_fini(struct nvkm_fault *fault) { nvkm_event_ntfy_block(&fault->nrpfb); flush_work(&fault->nrpfb_work); if (fault->buffer[0]) fault->func->buffer.fini(fault->buffer[0]); nvkm_inth_block(&fault->info_fault); } static void tu102_fault_init(struct nvkm_fault *fault) { nvkm_inth_allow(&fault->info_fault); fault->func->buffer.init(fault->buffer[0]); nvkm_event_ntfy_allow(&fault->nrpfb); } static int tu102_fault_oneinit(struct nvkm_fault *fault) { struct nvkm_device *device = fault->subdev.device; struct nvkm_intr *intr = &device->vfn->intr; int ret, i; ret = nvkm_inth_add(intr, nvkm_rd32(device, 0x100ee0) & 0x0000ffff, NVKM_INTR_PRIO_NORMAL, &fault->subdev, tu102_fault_info_fault, &fault->info_fault); if (ret) return ret; for (i = 0; i < fault->buffer_nr; i++) { ret = nvkm_inth_add(intr, nvkm_rd32(device, 0x100ee4 + (i * 4)) >> 16, NVKM_INTR_PRIO_NORMAL, &fault->subdev, tu102_fault_buffer_notify, &fault->buffer[i]->inth); if (ret) return ret; } return gv100_fault_oneinit(fault); } static const struct nvkm_fault_func tu102_fault = { .oneinit = tu102_fault_oneinit, .init = tu102_fault_init, .fini = tu102_fault_fini, .buffer.nr = 2, .buffer.entry_size = 32, .buffer.info = tu102_fault_buffer_info, .buffer.pin = gp100_fault_buffer_pin, .buffer.init = tu102_fault_buffer_init, .buffer.fini = tu102_fault_buffer_fini, .buffer.intr = tu102_fault_buffer_intr, .user = { { 0, 0, VOLTA_FAULT_BUFFER_A }, 1 }, }; int tu102_fault_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_fault **pfault) { int ret = nvkm_fault_new_(&tu102_fault, device, type, inst, pfault); if (ret) return ret; INIT_WORK(&(*pfault)->nrpfb_work, gv100_fault_buffer_process); return 0; } |