Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 | // SPDX-License-Identifier: GPL-2.0-only /* * Copyright (c) 2013 Samsung Electronics Co., Ltd. * Author: Mateusz Krawczuk <m.krawczuk@partner.samsung.com> * * Based on clock drivers for S3C64xx and Exynos4 SoCs. * * Common Clock Framework support for all S5PC110/S5PV210 SoCs. */ #include <linux/clk-provider.h> #include <linux/of.h> #include <linux/of_address.h> #include "clk.h" #include "clk-pll.h" #include <dt-bindings/clock/s5pv210.h> /* S5PC110/S5PV210 clock controller register offsets */ #define APLL_LOCK 0x0000 #define MPLL_LOCK 0x0008 #define EPLL_LOCK 0x0010 #define VPLL_LOCK 0x0020 #define APLL_CON0 0x0100 #define APLL_CON1 0x0104 #define MPLL_CON 0x0108 #define EPLL_CON0 0x0110 #define EPLL_CON1 0x0114 #define VPLL_CON 0x0120 #define CLK_SRC0 0x0200 #define CLK_SRC1 0x0204 #define CLK_SRC2 0x0208 #define CLK_SRC3 0x020c #define CLK_SRC4 0x0210 #define CLK_SRC5 0x0214 #define CLK_SRC6 0x0218 #define CLK_SRC_MASK0 0x0280 #define CLK_SRC_MASK1 0x0284 #define CLK_DIV0 0x0300 #define CLK_DIV1 0x0304 #define CLK_DIV2 0x0308 #define CLK_DIV3 0x030c #define CLK_DIV4 0x0310 #define CLK_DIV5 0x0314 #define CLK_DIV6 0x0318 #define CLK_DIV7 0x031c #define CLK_GATE_MAIN0 0x0400 #define CLK_GATE_MAIN1 0x0404 #define CLK_GATE_MAIN2 0x0408 #define CLK_GATE_PERI0 0x0420 #define CLK_GATE_PERI1 0x0424 #define CLK_GATE_SCLK0 0x0440 #define CLK_GATE_SCLK1 0x0444 #define CLK_GATE_IP0 0x0460 #define CLK_GATE_IP1 0x0464 #define CLK_GATE_IP2 0x0468 #define CLK_GATE_IP3 0x046c #define CLK_GATE_IP4 0x0470 #define CLK_GATE_BLOCK 0x0480 #define CLK_GATE_IP5 0x0484 #define CLK_OUT 0x0500 #define MISC 0xe000 #define OM_STAT 0xe100 /* IDs of PLLs available on S5PV210/S5P6442 SoCs */ enum { apll, mpll, epll, vpll, }; /* IDs of external clocks (used for legacy boards) */ enum { xxti, xusbxti, }; static void __iomem *reg_base; /* List of registers that need to be preserved across suspend/resume. */ static unsigned long s5pv210_clk_regs[] __initdata = { CLK_SRC0, CLK_SRC1, CLK_SRC2, CLK_SRC3, CLK_SRC4, CLK_SRC5, CLK_SRC6, CLK_SRC_MASK0, CLK_SRC_MASK1, CLK_DIV0, CLK_DIV1, CLK_DIV2, CLK_DIV3, CLK_DIV4, CLK_DIV5, CLK_DIV6, CLK_DIV7, CLK_GATE_MAIN0, CLK_GATE_MAIN1, CLK_GATE_MAIN2, CLK_GATE_PERI0, CLK_GATE_PERI1, CLK_GATE_SCLK0, CLK_GATE_SCLK1, CLK_GATE_IP0, CLK_GATE_IP1, CLK_GATE_IP2, CLK_GATE_IP3, CLK_GATE_IP4, CLK_GATE_IP5, CLK_GATE_BLOCK, APLL_LOCK, MPLL_LOCK, EPLL_LOCK, VPLL_LOCK, APLL_CON0, APLL_CON1, MPLL_CON, EPLL_CON0, EPLL_CON1, VPLL_CON, CLK_OUT, }; /* Mux parent lists. */ static const char *const fin_pll_p[] __initconst = { "xxti", "xusbxti" }; static const char *const mout_apll_p[] __initconst = { "fin_pll", "fout_apll" }; static const char *const mout_mpll_p[] __initconst = { "fin_pll", "fout_mpll" }; static const char *const mout_epll_p[] __initconst = { "fin_pll", "fout_epll" }; static const char *const mout_vpllsrc_p[] __initconst = { "fin_pll", "sclk_hdmi27m" }; static const char *const mout_vpll_p[] __initconst = { "mout_vpllsrc", "fout_vpll" }; static const char *const mout_group1_p[] __initconst = { "dout_a2m", "mout_mpll", "mout_epll", "mout_vpll" }; static const char *const mout_group2_p[] __initconst = { "xxti", "xusbxti", "sclk_hdmi27m", "sclk_usbphy0", "sclk_usbphy1", "sclk_hdmiphy", "mout_mpll", "mout_epll", "mout_vpll", }; static const char *const mout_audio0_p[] __initconst = { "xxti", "pcmcdclk0", "sclk_hdmi27m", "sclk_usbphy0", "sclk_usbphy1", "sclk_hdmiphy", "mout_mpll", "mout_epll", "mout_vpll", }; static const char *const mout_audio1_p[] __initconst = { "i2scdclk1", "pcmcdclk1", "sclk_hdmi27m", "sclk_usbphy0", "sclk_usbphy1", "sclk_hdmiphy", "mout_mpll", "mout_epll", "mout_vpll", }; static const char *const mout_audio2_p[] __initconst = { "i2scdclk2", "pcmcdclk2", "sclk_hdmi27m", "sclk_usbphy0", "sclk_usbphy1", "sclk_hdmiphy", "mout_mpll", "mout_epll", "mout_vpll", }; static const char *const mout_spdif_p[] __initconst = { "dout_audio0", "dout_audio1", "dout_audio3", }; static const char *const mout_group3_p[] __initconst = { "mout_apll", "mout_mpll" }; static const char *const mout_group4_p[] __initconst = { "mout_mpll", "dout_a2m" }; static const char *const mout_flash_p[] __initconst = { "dout_hclkd", "dout_hclkp" }; static const char *const mout_dac_p[] __initconst = { "mout_vpll", "sclk_hdmiphy" }; static const char *const mout_hdmi_p[] __initconst = { "sclk_hdmiphy", "dout_tblk" }; static const char *const mout_mixer_p[] __initconst = { "mout_dac", "mout_hdmi" }; static const char *const mout_vpll_6442_p[] __initconst = { "fin_pll", "fout_vpll" }; static const char *const mout_mixer_6442_p[] __initconst = { "mout_vpll", "dout_mixer" }; static const char *const mout_d0sync_6442_p[] __initconst = { "mout_dsys", "div_apll" }; static const char *const mout_d1sync_6442_p[] __initconst = { "mout_psys", "div_apll" }; static const char *const mout_group2_6442_p[] __initconst = { "fin_pll", "none", "none", "sclk_usbphy0", "none", "none", "mout_mpll", "mout_epll", "mout_vpll", }; static const char *const mout_audio0_6442_p[] __initconst = { "fin_pll", "pcmcdclk0", "none", "sclk_usbphy0", "none", "none", "mout_mpll", "mout_epll", "mout_vpll", }; static const char *const mout_audio1_6442_p[] __initconst = { "i2scdclk1", "pcmcdclk1", "none", "sclk_usbphy0", "none", "none", "mout_mpll", "mout_epll", "mout_vpll", "fin_pll", }; static const char *const mout_clksel_p[] __initconst = { "fout_apll_clkout", "fout_mpll_clkout", "fout_epll", "fout_vpll", "sclk_usbphy0", "sclk_usbphy1", "sclk_hdmiphy", "rtc", "rtc_tick", "dout_hclkm", "dout_pclkm", "dout_hclkd", "dout_pclkd", "dout_hclkp", "dout_pclkp", "dout_apll_clkout", "dout_hpm", "xxti", "xusbxti", "div_dclk" }; static const char *const mout_clksel_6442_p[] __initconst = { "fout_apll_clkout", "fout_mpll_clkout", "fout_epll", "fout_vpll", "sclk_usbphy0", "none", "none", "rtc", "rtc_tick", "none", "none", "dout_hclkd", "dout_pclkd", "dout_hclkp", "dout_pclkp", "dout_apll_clkout", "none", "fin_pll", "none", "div_dclk" }; static const char *const mout_clkout_p[] __initconst = { "dout_clkout", "none", "xxti", "xusbxti" }; /* Common fixed factor clocks. */ static const struct samsung_fixed_factor_clock ffactor_clks[] __initconst = { FFACTOR(FOUT_APLL_CLKOUT, "fout_apll_clkout", "fout_apll", 1, 4, 0), FFACTOR(FOUT_MPLL_CLKOUT, "fout_mpll_clkout", "fout_mpll", 1, 2, 0), FFACTOR(DOUT_APLL_CLKOUT, "dout_apll_clkout", "dout_apll", 1, 4, 0), }; /* PLL input mux (fin_pll), which needs to be registered before PLLs. */ static const struct samsung_mux_clock early_mux_clks[] __initconst = { MUX_F(FIN_PLL, "fin_pll", fin_pll_p, OM_STAT, 0, 1, CLK_MUX_READ_ONLY, 0), }; /* Common clock muxes. */ static const struct samsung_mux_clock mux_clks[] __initconst = { MUX(MOUT_FLASH, "mout_flash", mout_flash_p, CLK_SRC0, 28, 1), MUX(MOUT_PSYS, "mout_psys", mout_group4_p, CLK_SRC0, 24, 1), MUX(MOUT_DSYS, "mout_dsys", mout_group4_p, CLK_SRC0, 20, 1), MUX(MOUT_MSYS, "mout_msys", mout_group3_p, CLK_SRC0, 16, 1), MUX(MOUT_EPLL, "mout_epll", mout_epll_p, CLK_SRC0, 8, 1), MUX(MOUT_MPLL, "mout_mpll", mout_mpll_p, CLK_SRC0, 4, 1), MUX(MOUT_APLL, "mout_apll", mout_apll_p, CLK_SRC0, 0, 1), MUX(MOUT_CLKOUT, "mout_clkout", mout_clkout_p, MISC, 8, 2), }; /* S5PV210-specific clock muxes. */ static const struct samsung_mux_clock s5pv210_mux_clks[] __initconst = { MUX(MOUT_VPLL, "mout_vpll", mout_vpll_p, CLK_SRC0, 12, 1), MUX(MOUT_VPLLSRC, "mout_vpllsrc", mout_vpllsrc_p, CLK_SRC1, 28, 1), MUX(MOUT_CSIS, "mout_csis", mout_group2_p, CLK_SRC1, 24, 4), MUX(MOUT_FIMD, "mout_fimd", mout_group2_p, CLK_SRC1, 20, 4), MUX(MOUT_CAM1, "mout_cam1", mout_group2_p, CLK_SRC1, 16, 4), MUX(MOUT_CAM0, "mout_cam0", mout_group2_p, CLK_SRC1, 12, 4), MUX(MOUT_DAC, "mout_dac", mout_dac_p, CLK_SRC1, 8, 1), MUX(MOUT_MIXER, "mout_mixer", mout_mixer_p, CLK_SRC1, 4, 1), MUX(MOUT_HDMI, "mout_hdmi", mout_hdmi_p, CLK_SRC1, 0, 1), MUX(MOUT_G2D, "mout_g2d", mout_group1_p, CLK_SRC2, 8, 2), MUX(MOUT_MFC, "mout_mfc", mout_group1_p, CLK_SRC2, 4, 2), MUX(MOUT_G3D, "mout_g3d", mout_group1_p, CLK_SRC2, 0, 2), MUX(MOUT_FIMC2, "mout_fimc2", mout_group2_p, CLK_SRC3, 20, 4), MUX(MOUT_FIMC1, "mout_fimc1", mout_group2_p, CLK_SRC3, 16, 4), MUX(MOUT_FIMC0, "mout_fimc0", mout_group2_p, CLK_SRC3, 12, 4), MUX(MOUT_UART3, "mout_uart3", mout_group2_p, CLK_SRC4, 28, 4), MUX(MOUT_UART2, "mout_uart2", mout_group2_p, CLK_SRC4, 24, 4), MUX(MOUT_UART1, "mout_uart1", mout_group2_p, CLK_SRC4, 20, 4), MUX(MOUT_UART0, "mout_uart0", mout_group2_p, CLK_SRC4, 16, 4), MUX(MOUT_MMC3, "mout_mmc3", mout_group2_p, CLK_SRC4, 12, 4), MUX(MOUT_MMC2, "mout_mmc2", mout_group2_p, CLK_SRC4, 8, 4), MUX(MOUT_MMC1, "mout_mmc1", mout_group2_p, CLK_SRC4, 4, 4), MUX(MOUT_MMC0, "mout_mmc0", mout_group2_p, CLK_SRC4, 0, 4), MUX(MOUT_PWM, "mout_pwm", mout_group2_p, CLK_SRC5, 12, 4), MUX(MOUT_SPI1, "mout_spi1", mout_group2_p, CLK_SRC5, 4, 4), MUX(MOUT_SPI0, "mout_spi0", mout_group2_p, CLK_SRC5, 0, 4), MUX(MOUT_DMC0, "mout_dmc0", mout_group1_p, CLK_SRC6, 24, 2), MUX(MOUT_PWI, "mout_pwi", mout_group2_p, CLK_SRC6, 20, 4), MUX(MOUT_HPM, "mout_hpm", mout_group3_p, CLK_SRC6, 16, 1), MUX(MOUT_SPDIF, "mout_spdif", mout_spdif_p, CLK_SRC6, 12, 2), MUX(MOUT_AUDIO2, "mout_audio2", mout_audio2_p, CLK_SRC6, 8, 4), MUX(MOUT_AUDIO1, "mout_audio1", mout_audio1_p, CLK_SRC6, 4, 4), MUX(MOUT_AUDIO0, "mout_audio0", mout_audio0_p, CLK_SRC6, 0, 4), MUX(MOUT_CLKSEL, "mout_clksel", mout_clksel_p, CLK_OUT, 12, 5), }; /* S5P6442-specific clock muxes. */ static const struct samsung_mux_clock s5p6442_mux_clks[] __initconst = { MUX(MOUT_VPLL, "mout_vpll", mout_vpll_6442_p, CLK_SRC0, 12, 1), MUX(MOUT_FIMD, "mout_fimd", mout_group2_6442_p, CLK_SRC1, 20, 4), MUX(MOUT_CAM1, "mout_cam1", mout_group2_6442_p, CLK_SRC1, 16, 4), MUX(MOUT_CAM0, "mout_cam0", mout_group2_6442_p, CLK_SRC1, 12, 4), MUX(MOUT_MIXER, "mout_mixer", mout_mixer_6442_p, CLK_SRC1, 4, 1), MUX(MOUT_D0SYNC, "mout_d0sync", mout_d0sync_6442_p, CLK_SRC2, 28, 1), MUX(MOUT_D1SYNC, "mout_d1sync", mout_d1sync_6442_p, CLK_SRC2, 24, 1), MUX(MOUT_FIMC2, "mout_fimc2", mout_group2_6442_p, CLK_SRC3, 20, 4), MUX(MOUT_FIMC1, "mout_fimc1", mout_group2_6442_p, CLK_SRC3, 16, 4), MUX(MOUT_FIMC0, "mout_fimc0", mout_group2_6442_p, CLK_SRC3, 12, 4), MUX(MOUT_UART2, "mout_uart2", mout_group2_6442_p, CLK_SRC4, 24, 4), MUX(MOUT_UART1, "mout_uart1", mout_group2_6442_p, CLK_SRC4, 20, 4), MUX(MOUT_UART0, "mout_uart0", mout_group2_6442_p, CLK_SRC4, 16, 4), MUX(MOUT_MMC2, "mout_mmc2", mout_group2_6442_p, CLK_SRC4, 8, 4), MUX(MOUT_MMC1, "mout_mmc1", mout_group2_6442_p, CLK_SRC4, 4, 4), MUX(MOUT_MMC0, "mout_mmc0", mout_group2_6442_p, CLK_SRC4, 0, 4), MUX(MOUT_PWM, "mout_pwm", mout_group2_6442_p, CLK_SRC5, 12, 4), MUX(MOUT_SPI0, "mout_spi0", mout_group2_6442_p, CLK_SRC5, 0, 4), MUX(MOUT_AUDIO1, "mout_audio1", mout_audio1_6442_p, CLK_SRC6, 4, 4), MUX(MOUT_AUDIO0, "mout_audio0", mout_audio0_6442_p, CLK_SRC6, 0, 4), MUX(MOUT_CLKSEL, "mout_clksel", mout_clksel_6442_p, CLK_OUT, 12, 5), }; /* S5PV210-specific fixed rate clocks generated inside the SoC. */ static const struct samsung_fixed_rate_clock s5pv210_frate_clks[] __initconst = { FRATE(SCLK_HDMI27M, "sclk_hdmi27m", NULL, 0, 27000000), FRATE(SCLK_HDMIPHY, "sclk_hdmiphy", NULL, 0, 27000000), FRATE(SCLK_USBPHY0, "sclk_usbphy0", NULL, 0, 48000000), FRATE(SCLK_USBPHY1, "sclk_usbphy1", NULL, 0, 48000000), }; /* S5P6442-specific fixed rate clocks generated inside the SoC. */ static const struct samsung_fixed_rate_clock s5p6442_frate_clks[] __initconst = { FRATE(SCLK_USBPHY0, "sclk_usbphy0", NULL, 0, 30000000), }; /* Common clock dividers. */ static const struct samsung_div_clock div_clks[] __initconst = { DIV(DOUT_PCLKP, "dout_pclkp", "dout_hclkp", CLK_DIV0, 28, 3), DIV(DOUT_PCLKD, "dout_pclkd", "dout_hclkd", CLK_DIV0, 20, 3), DIV(DOUT_A2M, "dout_a2m", "mout_apll", CLK_DIV0, 4, 3), DIV(DOUT_APLL, "dout_apll", "mout_msys", CLK_DIV0, 0, 3), DIV(DOUT_FIMD, "dout_fimd", "mout_fimd", CLK_DIV1, 20, 4), DIV(DOUT_CAM1, "dout_cam1", "mout_cam1", CLK_DIV1, 16, 4), DIV(DOUT_CAM0, "dout_cam0", "mout_cam0", CLK_DIV1, 12, 4), DIV(DOUT_FIMC2, "dout_fimc2", "mout_fimc2", CLK_DIV3, 20, 4), DIV(DOUT_FIMC1, "dout_fimc1", "mout_fimc1", CLK_DIV3, 16, 4), DIV(DOUT_FIMC0, "dout_fimc0", "mout_fimc0", CLK_DIV3, 12, 4), DIV(DOUT_UART2, "dout_uart2", "mout_uart2", CLK_DIV4, 24, 4), DIV(DOUT_UART1, "dout_uart1", "mout_uart1", CLK_DIV4, 20, 4), DIV(DOUT_UART0, "dout_uart0", "mout_uart0", CLK_DIV4, 16, 4), DIV(DOUT_MMC2, "dout_mmc2", "mout_mmc2", CLK_DIV4, 8, 4), DIV(DOUT_MMC1, "dout_mmc1", "mout_mmc1", CLK_DIV4, 4, 4), DIV(DOUT_MMC0, "dout_mmc0", "mout_mmc0", CLK_DIV4, 0, 4), DIV(DOUT_PWM, "dout_pwm", "mout_pwm", CLK_DIV5, 12, 4), DIV(DOUT_SPI0, "dout_spi0", "mout_spi0", CLK_DIV5, 0, 4), DIV(DOUT_FLASH, "dout_flash", "mout_flash", CLK_DIV6, 12, 3), DIV(DOUT_AUDIO1, "dout_audio1", "mout_audio1", CLK_DIV6, 4, 4), DIV(DOUT_AUDIO0, "dout_audio0", "mout_audio0", CLK_DIV6, 0, 4), DIV(DOUT_CLKOUT, "dout_clkout", "mout_clksel", CLK_OUT, 20, 4), }; /* S5PV210-specific clock dividers. */ static const struct samsung_div_clock s5pv210_div_clks[] __initconst = { DIV(DOUT_HCLKP, "dout_hclkp", "mout_psys", CLK_DIV0, 24, 4), DIV(DOUT_HCLKD, "dout_hclkd", "mout_dsys", CLK_DIV0, 16, 4), DIV(DOUT_PCLKM, "dout_pclkm", "dout_hclkm", CLK_DIV0, 12, 3), DIV(DOUT_HCLKM, "dout_hclkm", "dout_apll", CLK_DIV0, 8, 3), DIV(DOUT_CSIS, "dout_csis", "mout_csis", CLK_DIV1, 28, 4), DIV(DOUT_TBLK, "dout_tblk", "mout_vpll", CLK_DIV1, 0, 4), DIV(DOUT_G2D, "dout_g2d", "mout_g2d", CLK_DIV2, 8, 4), DIV(DOUT_MFC, "dout_mfc", "mout_mfc", CLK_DIV2, 4, 4), DIV(DOUT_G3D, "dout_g3d", "mout_g3d", CLK_DIV2, 0, 4), DIV(DOUT_UART3, "dout_uart3", "mout_uart3", CLK_DIV4, 28, 4), DIV(DOUT_MMC3, "dout_mmc3", "mout_mmc3", CLK_DIV4, 12, 4), DIV(DOUT_SPI1, "dout_spi1", "mout_spi1", CLK_DIV5, 4, 4), DIV(DOUT_DMC0, "dout_dmc0", "mout_dmc0", CLK_DIV6, 28, 4), DIV(DOUT_PWI, "dout_pwi", "mout_pwi", CLK_DIV6, 24, 4), DIV(DOUT_HPM, "dout_hpm", "dout_copy", CLK_DIV6, 20, 3), DIV(DOUT_COPY, "dout_copy", "mout_hpm", CLK_DIV6, 16, 3), DIV(DOUT_AUDIO2, "dout_audio2", "mout_audio2", CLK_DIV6, 8, 4), DIV(DOUT_DPM, "dout_dpm", "dout_pclkp", CLK_DIV7, 8, 7), DIV(DOUT_DVSEM, "dout_dvsem", "dout_pclkp", CLK_DIV7, 0, 7), }; /* S5P6442-specific clock dividers. */ static const struct samsung_div_clock s5p6442_div_clks[] __initconst = { DIV(DOUT_HCLKP, "dout_hclkp", "mout_d1sync", CLK_DIV0, 24, 4), DIV(DOUT_HCLKD, "dout_hclkd", "mout_d0sync", CLK_DIV0, 16, 4), DIV(DOUT_MIXER, "dout_mixer", "mout_vpll", CLK_DIV1, 0, 4), }; /* Common clock gates. */ static const struct samsung_gate_clock gate_clks[] __initconst = { GATE(CLK_ROTATOR, "rotator", "dout_hclkd", CLK_GATE_IP0, 29, 0, 0), GATE(CLK_FIMC2, "fimc2", "dout_hclkd", CLK_GATE_IP0, 26, 0, 0), GATE(CLK_FIMC1, "fimc1", "dout_hclkd", CLK_GATE_IP0, 25, 0, 0), GATE(CLK_FIMC0, "fimc0", "dout_hclkd", CLK_GATE_IP0, 24, 0, 0), GATE(CLK_PDMA0, "pdma0", "dout_hclkp", CLK_GATE_IP0, 3, 0, 0), GATE(CLK_MDMA, "mdma", "dout_hclkd", CLK_GATE_IP0, 2, 0, 0), GATE(CLK_SROMC, "sromc", "dout_hclkp", CLK_GATE_IP1, 26, 0, 0), GATE(CLK_NANDXL, "nandxl", "dout_hclkp", CLK_GATE_IP1, 24, 0, 0), GATE(CLK_USB_OTG, "usb_otg", "dout_hclkp", CLK_GATE_IP1, 16, 0, 0), GATE(CLK_TVENC, "tvenc", "dout_hclkd", CLK_GATE_IP1, 10, 0, 0), GATE(CLK_MIXER, "mixer", "dout_hclkd", CLK_GATE_IP1, 9, 0, 0), GATE(CLK_VP, "vp", "dout_hclkd", CLK_GATE_IP1, 8, 0, 0), GATE(CLK_FIMD, "fimd", "dout_hclkd", CLK_GATE_IP1, 0, 0, 0), GATE(CLK_HSMMC2, "hsmmc2", "dout_hclkp", CLK_GATE_IP2, 18, 0, 0), GATE(CLK_HSMMC1, "hsmmc1", "dout_hclkp", CLK_GATE_IP2, 17, 0, 0), GATE(CLK_HSMMC0, "hsmmc0", "dout_hclkp", CLK_GATE_IP2, 16, 0, 0), GATE(CLK_MODEMIF, "modemif", "dout_hclkp", CLK_GATE_IP2, 9, 0, 0), GATE(CLK_SECSS, "secss", "dout_hclkp", CLK_GATE_IP2, 0, 0, 0), GATE(CLK_PCM1, "pcm1", "dout_pclkp", CLK_GATE_IP3, 29, 0, 0), GATE(CLK_PCM0, "pcm0", "dout_pclkp", CLK_GATE_IP3, 28, 0, 0), GATE(CLK_TSADC, "tsadc", "dout_pclkp", CLK_GATE_IP3, 24, 0, 0), GATE(CLK_PWM, "pwm", "dout_pclkp", CLK_GATE_IP3, 23, 0, 0), GATE(CLK_WDT, "watchdog", "dout_pclkp", CLK_GATE_IP3, 22, 0, 0), GATE(CLK_KEYIF, "keyif", "dout_pclkp", CLK_GATE_IP3, 21, 0, 0), GATE(CLK_UART2, "uart2", "dout_pclkp", CLK_GATE_IP3, 19, 0, 0), GATE(CLK_UART1, "uart1", "dout_pclkp", CLK_GATE_IP3, 18, 0, 0), GATE(CLK_UART0, "uart0", "dout_pclkp", CLK_GATE_IP3, 17, 0, 0), GATE(CLK_SYSTIMER, "systimer", "dout_pclkp", CLK_GATE_IP3, 16, 0, 0), GATE(CLK_RTC, "rtc", "dout_pclkp", CLK_GATE_IP3, 15, 0, 0), GATE(CLK_SPI0, "spi0", "dout_pclkp", CLK_GATE_IP3, 12, 0, 0), GATE(CLK_I2C2, "i2c2", "dout_pclkp", CLK_GATE_IP3, 9, 0, 0), GATE(CLK_I2C0, "i2c0", "dout_pclkp", CLK_GATE_IP3, 7, 0, 0), GATE(CLK_I2S1, "i2s1", "dout_pclkp", CLK_GATE_IP3, 5, 0, 0), GATE(CLK_I2S0, "i2s0", "dout_pclkp", CLK_GATE_IP3, 4, 0, 0), GATE(CLK_SECKEY, "seckey", "dout_pclkp", CLK_GATE_IP4, 3, 0, 0), GATE(CLK_CHIPID, "chipid", "dout_pclkp", CLK_GATE_IP4, 0, 0, 0), GATE(SCLK_AUDIO1, "sclk_audio1", "dout_audio1", CLK_SRC_MASK0, 25, CLK_SET_RATE_PARENT, 0), GATE(SCLK_AUDIO0, "sclk_audio0", "dout_audio0", CLK_SRC_MASK0, 24, CLK_SET_RATE_PARENT, 0), GATE(SCLK_PWM, "sclk_pwm", "dout_pwm", CLK_SRC_MASK0, 19, CLK_SET_RATE_PARENT, 0), GATE(SCLK_SPI0, "sclk_spi0", "dout_spi0", CLK_SRC_MASK0, 16, CLK_SET_RATE_PARENT, 0), GATE(SCLK_UART2, "sclk_uart2", "dout_uart2", CLK_SRC_MASK0, 14, CLK_SET_RATE_PARENT, 0), GATE(SCLK_UART1, "sclk_uart1", "dout_uart1", CLK_SRC_MASK0, 13, CLK_SET_RATE_PARENT, 0), GATE(SCLK_UART0, "sclk_uart0", "dout_uart0", CLK_SRC_MASK0, 12, CLK_SET_RATE_PARENT, 0), GATE(SCLK_MMC2, "sclk_mmc2", "dout_mmc2", CLK_SRC_MASK0, 10, CLK_SET_RATE_PARENT, 0), GATE(SCLK_MMC1, "sclk_mmc1", "dout_mmc1", CLK_SRC_MASK0, 9, CLK_SET_RATE_PARENT, 0), GATE(SCLK_MMC0, "sclk_mmc0", "dout_mmc0", CLK_SRC_MASK0, 8, CLK_SET_RATE_PARENT, 0), GATE(SCLK_FIMD, "sclk_fimd", "dout_fimd", CLK_SRC_MASK0, 5, CLK_SET_RATE_PARENT, 0), GATE(SCLK_CAM1, "sclk_cam1", "dout_cam1", CLK_SRC_MASK0, 4, CLK_SET_RATE_PARENT, 0), GATE(SCLK_CAM0, "sclk_cam0", "dout_cam0", CLK_SRC_MASK0, 3, CLK_SET_RATE_PARENT, 0), GATE(SCLK_MIXER, "sclk_mixer", "mout_mixer", CLK_SRC_MASK0, 1, CLK_SET_RATE_PARENT, 0), GATE(SCLK_FIMC2, "sclk_fimc2", "dout_fimc2", CLK_SRC_MASK1, 4, CLK_SET_RATE_PARENT, 0), GATE(SCLK_FIMC1, "sclk_fimc1", "dout_fimc1", CLK_SRC_MASK1, 3, CLK_SET_RATE_PARENT, 0), GATE(SCLK_FIMC0, "sclk_fimc0", "dout_fimc0", CLK_SRC_MASK1, 2, CLK_SET_RATE_PARENT, 0), }; /* S5PV210-specific clock gates. */ static const struct samsung_gate_clock s5pv210_gate_clks[] __initconst = { GATE(CLK_CSIS, "clk_csis", "dout_hclkd", CLK_GATE_IP0, 31, 0, 0), GATE(CLK_MFC, "mfc", "dout_hclkm", CLK_GATE_IP0, 16, 0, 0), GATE(CLK_G2D, "g2d", "dout_hclkd", CLK_GATE_IP0, 12, 0, 0), GATE(CLK_G3D, "g3d", "dout_hclkm", CLK_GATE_IP0, 8, 0, 0), GATE(CLK_IMEM, "imem", "dout_hclkm", CLK_GATE_IP0, 5, 0, 0), GATE(CLK_PDMA1, "pdma1", "dout_hclkp", CLK_GATE_IP0, 4, 0, 0), GATE(CLK_NFCON, "nfcon", "dout_hclkp", CLK_GATE_IP1, 28, 0, 0), GATE(CLK_CFCON, "cfcon", "dout_hclkp", CLK_GATE_IP1, 25, 0, 0), GATE(CLK_USB_HOST, "usb_host", "dout_hclkp", CLK_GATE_IP1, 17, 0, 0), GATE(CLK_HDMI, "hdmi", "dout_hclkd", CLK_GATE_IP1, 11, 0, 0), GATE(CLK_DSIM, "dsim", "dout_pclkd", CLK_GATE_IP1, 2, 0, 0), GATE(CLK_TZIC3, "tzic3", "dout_hclkm", CLK_GATE_IP2, 31, 0, 0), GATE(CLK_TZIC2, "tzic2", "dout_hclkm", CLK_GATE_IP2, 30, 0, 0), GATE(CLK_TZIC1, "tzic1", "dout_hclkm", CLK_GATE_IP2, 29, 0, 0), GATE(CLK_TZIC0, "tzic0", "dout_hclkm", CLK_GATE_IP2, 28, 0, 0), GATE(CLK_TSI, "tsi", "dout_hclkd", CLK_GATE_IP2, 20, 0, 0), GATE(CLK_HSMMC3, "hsmmc3", "dout_hclkp", CLK_GATE_IP2, 19, 0, 0), GATE(CLK_JTAG, "jtag", "dout_hclkp", CLK_GATE_IP2, 11, 0, 0), GATE(CLK_CORESIGHT, "coresight", "dout_pclkp", CLK_GATE_IP2, 8, 0, 0), GATE(CLK_SDM, "sdm", "dout_pclkm", CLK_GATE_IP2, 1, 0, 0), GATE(CLK_PCM2, "pcm2", "dout_pclkp", CLK_GATE_IP3, 30, 0, 0), GATE(CLK_UART3, "uart3", "dout_pclkp", CLK_GATE_IP3, 20, 0, 0), GATE(CLK_SPI1, "spi1", "dout_pclkp", CLK_GATE_IP3, 13, 0, 0), GATE(CLK_I2C_HDMI_PHY, "i2c_hdmi_phy", "dout_pclkd", CLK_GATE_IP3, 11, 0, 0), GATE(CLK_I2C1, "i2c1", "dout_pclkd", CLK_GATE_IP3, 10, 0, 0), GATE(CLK_I2S2, "i2s2", "dout_pclkp", CLK_GATE_IP3, 6, 0, 0), GATE(CLK_AC97, "ac97", "dout_pclkp", CLK_GATE_IP3, 1, 0, 0), GATE(CLK_SPDIF, "spdif", "dout_pclkp", CLK_GATE_IP3, 0, 0, 0), GATE(CLK_TZPC3, "tzpc.3", "dout_pclkd", CLK_GATE_IP4, 8, 0, 0), GATE(CLK_TZPC2, "tzpc.2", "dout_pclkd", CLK_GATE_IP4, 7, 0, 0), GATE(CLK_TZPC1, "tzpc.1", "dout_pclkp", CLK_GATE_IP4, 6, 0, 0), GATE(CLK_TZPC0, "tzpc.0", "dout_pclkm", CLK_GATE_IP4, 5, 0, 0), GATE(CLK_IEM_APC, "iem_apc", "dout_pclkp", CLK_GATE_IP4, 2, 0, 0), GATE(CLK_IEM_IEC, "iem_iec", "dout_pclkp", CLK_GATE_IP4, 1, 0, 0), GATE(CLK_JPEG, "jpeg", "dout_hclkd", CLK_GATE_IP5, 29, 0, 0), GATE(SCLK_SPDIF, "sclk_spdif", "mout_spdif", CLK_SRC_MASK0, 27, CLK_SET_RATE_PARENT, 0), GATE(SCLK_AUDIO2, "sclk_audio2", "dout_audio2", CLK_SRC_MASK0, 26, CLK_SET_RATE_PARENT, 0), GATE(SCLK_SPI1, "sclk_spi1", "dout_spi1", CLK_SRC_MASK0, 17, CLK_SET_RATE_PARENT, 0), GATE(SCLK_UART3, "sclk_uart3", "dout_uart3", CLK_SRC_MASK0, 15, CLK_SET_RATE_PARENT, 0), GATE(SCLK_MMC3, "sclk_mmc3", "dout_mmc3", CLK_SRC_MASK0, 11, CLK_SET_RATE_PARENT, 0), GATE(SCLK_CSIS, "sclk_csis", "dout_csis", CLK_SRC_MASK0, 6, CLK_SET_RATE_PARENT, 0), GATE(SCLK_DAC, "sclk_dac", "mout_dac", CLK_SRC_MASK0, 2, CLK_SET_RATE_PARENT, 0), GATE(SCLK_HDMI, "sclk_hdmi", "mout_hdmi", CLK_SRC_MASK0, 0, CLK_SET_RATE_PARENT, 0), }; /* S5P6442-specific clock gates. */ static const struct samsung_gate_clock s5p6442_gate_clks[] __initconst = { GATE(CLK_JPEG, "jpeg", "dout_hclkd", CLK_GATE_IP0, 28, 0, 0), GATE(CLK_MFC, "mfc", "dout_hclkd", CLK_GATE_IP0, 16, 0, 0), GATE(CLK_G2D, "g2d", "dout_hclkd", CLK_GATE_IP0, 12, 0, 0), GATE(CLK_G3D, "g3d", "dout_hclkd", CLK_GATE_IP0, 8, 0, 0), GATE(CLK_IMEM, "imem", "dout_hclkd", CLK_GATE_IP0, 5, 0, 0), GATE(CLK_ETB, "etb", "dout_hclkd", CLK_GATE_IP1, 31, 0, 0), GATE(CLK_ETM, "etm", "dout_hclkd", CLK_GATE_IP1, 30, 0, 0), GATE(CLK_I2C1, "i2c1", "dout_pclkp", CLK_GATE_IP3, 8, 0, 0), GATE(SCLK_DAC, "sclk_dac", "mout_vpll", CLK_SRC_MASK0, 2, CLK_SET_RATE_PARENT, 0), }; /* * Clock aliases for legacy clkdev look-up. * NOTE: Needed only to support legacy board files. */ static const struct samsung_clock_alias s5pv210_aliases[] __initconst = { ALIAS(DOUT_APLL, NULL, "armclk"), ALIAS(DOUT_HCLKM, NULL, "hclk_msys"), ALIAS(MOUT_DMC0, NULL, "sclk_dmc0"), }; /* S5PV210-specific PLLs. */ static const struct samsung_pll_clock s5pv210_pll_clks[] __initconst = { [apll] = PLL(pll_4508, FOUT_APLL, "fout_apll", "fin_pll", APLL_LOCK, APLL_CON0, NULL), [mpll] = PLL(pll_4502, FOUT_MPLL, "fout_mpll", "fin_pll", MPLL_LOCK, MPLL_CON, NULL), [epll] = PLL(pll_4600, FOUT_EPLL, "fout_epll", "fin_pll", EPLL_LOCK, EPLL_CON0, NULL), [vpll] = PLL(pll_4502, FOUT_VPLL, "fout_vpll", "mout_vpllsrc", VPLL_LOCK, VPLL_CON, NULL), }; /* S5P6442-specific PLLs. */ static const struct samsung_pll_clock s5p6442_pll_clks[] __initconst = { [apll] = PLL(pll_4502, FOUT_APLL, "fout_apll", "fin_pll", APLL_LOCK, APLL_CON0, NULL), [mpll] = PLL(pll_4502, FOUT_MPLL, "fout_mpll", "fin_pll", MPLL_LOCK, MPLL_CON, NULL), [epll] = PLL(pll_4500, FOUT_EPLL, "fout_epll", "fin_pll", EPLL_LOCK, EPLL_CON0, NULL), [vpll] = PLL(pll_4500, FOUT_VPLL, "fout_vpll", "fin_pll", VPLL_LOCK, VPLL_CON, NULL), }; static void __init __s5pv210_clk_init(struct device_node *np, unsigned long xxti_f, unsigned long xusbxti_f, bool is_s5p6442) { struct samsung_clk_provider *ctx; struct clk_hw **hws; ctx = samsung_clk_init(np, reg_base, NR_CLKS); hws = ctx->clk_data.hws; samsung_clk_register_mux(ctx, early_mux_clks, ARRAY_SIZE(early_mux_clks)); if (is_s5p6442) { samsung_clk_register_fixed_rate(ctx, s5p6442_frate_clks, ARRAY_SIZE(s5p6442_frate_clks)); samsung_clk_register_pll(ctx, s5p6442_pll_clks, ARRAY_SIZE(s5p6442_pll_clks), reg_base); samsung_clk_register_mux(ctx, s5p6442_mux_clks, ARRAY_SIZE(s5p6442_mux_clks)); samsung_clk_register_div(ctx, s5p6442_div_clks, ARRAY_SIZE(s5p6442_div_clks)); samsung_clk_register_gate(ctx, s5p6442_gate_clks, ARRAY_SIZE(s5p6442_gate_clks)); } else { samsung_clk_register_fixed_rate(ctx, s5pv210_frate_clks, ARRAY_SIZE(s5pv210_frate_clks)); samsung_clk_register_pll(ctx, s5pv210_pll_clks, ARRAY_SIZE(s5pv210_pll_clks), reg_base); samsung_clk_register_mux(ctx, s5pv210_mux_clks, ARRAY_SIZE(s5pv210_mux_clks)); samsung_clk_register_div(ctx, s5pv210_div_clks, ARRAY_SIZE(s5pv210_div_clks)); samsung_clk_register_gate(ctx, s5pv210_gate_clks, ARRAY_SIZE(s5pv210_gate_clks)); } samsung_clk_register_mux(ctx, mux_clks, ARRAY_SIZE(mux_clks)); samsung_clk_register_div(ctx, div_clks, ARRAY_SIZE(div_clks)); samsung_clk_register_gate(ctx, gate_clks, ARRAY_SIZE(gate_clks)); samsung_clk_register_fixed_factor(ctx, ffactor_clks, ARRAY_SIZE(ffactor_clks)); samsung_clk_register_alias(ctx, s5pv210_aliases, ARRAY_SIZE(s5pv210_aliases)); samsung_clk_sleep_init(reg_base, s5pv210_clk_regs, ARRAY_SIZE(s5pv210_clk_regs)); samsung_clk_of_add_provider(np, ctx); pr_info("%s clocks: mout_apll = %ld, mout_mpll = %ld\n" "\tmout_epll = %ld, mout_vpll = %ld\n", is_s5p6442 ? "S5P6442" : "S5PV210", clk_hw_get_rate(hws[MOUT_APLL]), clk_hw_get_rate(hws[MOUT_MPLL]), clk_hw_get_rate(hws[MOUT_EPLL]), clk_hw_get_rate(hws[MOUT_VPLL])); } static void __init s5pv210_clk_dt_init(struct device_node *np) { reg_base = of_iomap(np, 0); if (!reg_base) panic("%s: failed to map registers\n", __func__); __s5pv210_clk_init(np, 0, 0, false); } CLK_OF_DECLARE(s5pv210_clk, "samsung,s5pv210-clock", s5pv210_clk_dt_init); static void __init s5p6442_clk_dt_init(struct device_node *np) { reg_base = of_iomap(np, 0); if (!reg_base) panic("%s: failed to map registers\n", __func__); __s5pv210_clk_init(np, 0, 0, true); } CLK_OF_DECLARE(s5p6442_clk, "samsung,s5p6442-clock", s5p6442_clk_dt_init); |