Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 | // SPDX-License-Identifier: GPL-2.0+ /* * Copyright (C) 2015-2021 DH electronics GmbH * Copyright (C) 2018 Marek Vasut <marex@denx.de> */ #include <dt-bindings/pwm/pwm.h> #include <dt-bindings/gpio/gpio.h> #include <dt-bindings/clock/imx6qdl-clock.h> #include <dt-bindings/input/input.h> / { aliases { i2c0 = &i2c2; i2c1 = &i2c1; i2c2 = &i2c3; mmc0 = &usdhc2; mmc1 = &usdhc3; mmc2 = &usdhc4; mmc3 = &usdhc1; rtc0 = &rtc_i2c; rtc1 = &snvs_rtc; serial0 = &uart1; serial1 = &uart5; serial2 = &uart4; serial3 = &uart2; serial4 = &uart3; }; memory@10000000 { /* Appropriate memory size will be filled by U-Boot */ device_type = "memory"; reg = <0x10000000 0x20000000>; }; reg_3p3v: regulator-3P3V { compatible = "regulator-fixed"; regulator-always-on; regulator-min-microvolt = <3300000>; regulator-max-microvolt = <3300000>; regulator-name = "3P3V"; }; reg_eth_vio: regulator-eth-vio { compatible = "regulator-fixed"; gpio = <&gpio1 7 0>; pinctrl-0 = <&pinctrl_enet_vio>; pinctrl-names = "default"; regulator-always-on; regulator-boot-on; regulator-min-microvolt = <3300000>; regulator-max-microvolt = <3300000>; regulator-name = "eth_vio"; vin-supply = <&sw2_reg>; }; /* OE pin of the latch is low active */ reg_latch_oe_on: regulator-latch-oe-on { compatible = "regulator-fixed"; gpio = <&gpio3 22 0>; regulator-always-on; regulator-name = "latch_oe_on"; }; reg_usb_h1_vbus: regulator-usb-h1-vbus { compatible = "regulator-fixed"; enable-active-high; gpio = <&gpio3 31 0>; regulator-min-microvolt = <5000000>; regulator-max-microvolt = <5000000>; regulator-name = "usb_h1_vbus"; }; reg_usb_otg_vbus: regulator-usb-otg-vbus { compatible = "regulator-fixed"; regulator-min-microvolt = <5000000>; regulator-max-microvolt = <5000000>; regulator-name = "usb_otg_vbus"; }; }; &can1 { pinctrl-0 = <&pinctrl_flexcan1>; pinctrl-names = "default"; status = "okay"; }; /* * Special SoM hardware required which uses the pins from micro SD card. The * pins SD3_DAT0 and SD3_DAT1 are muxed as can2 Tx and Rx. The signals for can2 * Tx and Rx are routed to the DHCOM UART1 rts/cts pins. So to enable can2 on * the board device tree file, the micro SD card must be disabled and the uart1 * rts/cts must be disabled or output on other DHCOM pins. */ &can2 { pinctrl-0 = <&pinctrl_flexcan2>; pinctrl-names = "default"; status = "disabled"; }; &ecspi1 { cs-gpios = <&gpio2 30 GPIO_ACTIVE_LOW>, <&gpio4 11 GPIO_ACTIVE_LOW>; pinctrl-0 = <&pinctrl_ecspi1>; pinctrl-names = "default"; status = "okay"; flash@0 { /* S25FL116K */ #address-cells = <1>; #size-cells = <1>; compatible = "jedec,spi-nor"; m25p,fast-read; reg = <0>; spi-max-frequency = <50000000>; }; }; &ecspi2 { cs-gpios = <&gpio5 29 GPIO_ACTIVE_LOW>; pinctrl-0 = <&pinctrl_ecspi2>; pinctrl-names = "default"; status = "disabled"; }; &fec { phy-mode = "rmii"; phy-handle = <ðphy0>; pinctrl-0 = <&pinctrl_enet_100M>; pinctrl-names = "default"; status = "okay"; mdio { #address-cells = <1>; #size-cells = <0>; ethphy0: ethernet-phy@0 { /* SMSC LAN8710Ai */ compatible = "ethernet-phy-id0007.c0f0", "ethernet-phy-ieee802.3-c22"; interrupt-parent = <&gpio4>; interrupts = <15 IRQ_TYPE_LEVEL_LOW>; pinctrl-0 = <&pinctrl_ethphy0>; pinctrl-names = "default"; reg = <0>; reset-assert-us = <500>; reset-deassert-us = <500>; reset-gpios = <&gpio5 0 GPIO_ACTIVE_LOW>; smsc,disable-energy-detect; /* Make plugin detection reliable */ }; }; }; &gpio1 { gpio-line-names = "", "", "DHCOM-A", "", "DHCOM-B", "DHCOM-C", "", "", "", "", "", "", "", "", "", "", "DHCOM-R", "DHCOM-S", "DHCOM-Q", "DHCOM-T", "DHCOM-U", "", "", "", "", "", "", "", "", "", "", ""; }; &gpio2 { gpio-line-names = "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "SOM-HW2", "", "", "SOM-HW0", "", "SOM-MEM1", "SOM-MEM0", "", "", "", "", "", "", "", "", ""; }; &gpio3 { gpio-line-names = "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "DHCOM-G", "", "", "", ""; }; &gpio4 { gpio-line-names = "", "", "", "", "", "DHCOM-E", "DHCOM-INT", "DHCOM-H", "DHCOM-I", "DHCOM-L", "", "", "", "", "", "", "", "", "", "", "DHCOM-F", "", "", "", "", "", "", "", "", "", "", ""; }; &gpio5 { gpio-line-names = "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "DHCOM-V", "DHCOM-W", "", "DHCOM-O", "", "", "", "", "", "", "", "", "", ""; }; &gpio6 { gpio-line-names = "", "", "", "DHCOM-D", "", "", "SOM-HW1", "", "", "", "", "", "", "", "DHCOM-J", "DHCOM-K", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", ""; }; &gpio7 { gpio-line-names = "DHCOM-M", "DHCOM-N", "", "", "", "", "", "", "", "", "", "", "", "DHCOM-P", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", "", ""; }; &i2c1 { /* * Info: According to erratum ERR007805 clock frequency limit is 375000. * The erratum for i.MX6S/DL is here [1] and for i.MX6Q/D is here [2]. * [1] https://www.nxp.com/docs/en/errata/IMX6SDLCE.pdf * [2] https://www.nxp.com/docs/en/errata/IMX6DQCE.pdf */ clock-frequency = <100000>; pinctrl-0 = <&pinctrl_i2c1>; pinctrl-1 = <&pinctrl_i2c1_gpio>; pinctrl-names = "default", "gpio"; scl-gpios = <&gpio3 21 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; sda-gpios = <&gpio3 28 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; status = "okay"; }; &i2c2 { /* Info: Clock frequency limit is 375000 (for details see i2c1) */ clock-frequency = <100000>; pinctrl-0 = <&pinctrl_i2c2>; pinctrl-1 = <&pinctrl_i2c2_gpio>; pinctrl-names = "default", "gpio"; scl-gpios = <&gpio4 12 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; sda-gpios = <&gpio4 13 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; status = "okay"; }; &i2c3 { /* Info: Clock frequency limit is 375000 (for details see i2c1) */ clock-frequency = <100000>; pinctrl-0 = <&pinctrl_i2c3>; pinctrl-1 = <&pinctrl_i2c3_gpio>; pinctrl-names = "default", "gpio"; scl-gpios = <&gpio1 3 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; sda-gpios = <&gpio1 6 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; status = "okay"; ltc3676: pmic@3c { compatible = "lltc,ltc3676"; interrupt-parent = <&gpio5>; interrupts = <2 IRQ_TYPE_EDGE_FALLING>; pinctrl-0 = <&pinctrl_pmic>; pinctrl-names = "default"; reg = <0x3c>; regulators { sw1_reg: sw1 { lltc,fb-voltage-divider = <100000 110000>; regulator-always-on; regulator-boot-on; regulator-max-microvolt = <1527272>; regulator-min-microvolt = <787500>; regulator-ramp-delay = <7000>; regulator-suspend-mem-microvolt = <1040000>; }; sw2_reg: sw2 { lltc,fb-voltage-divider = <100000 28000>; regulator-always-on; regulator-boot-on; regulator-max-microvolt = <3657142>; regulator-min-microvolt = <1885714>; regulator-ramp-delay = <7000>; }; sw3_reg: sw3 { lltc,fb-voltage-divider = <100000 110000>; regulator-always-on; regulator-boot-on; regulator-max-microvolt = <1527272>; regulator-min-microvolt = <787500>; regulator-ramp-delay = <7000>; regulator-suspend-mem-microvolt = <980000>; }; sw4_reg: sw4 { lltc,fb-voltage-divider = <100000 93100>; regulator-always-on; regulator-boot-on; regulator-max-microvolt = <1659291>; regulator-min-microvolt = <855571>; regulator-ramp-delay = <7000>; }; ldo1_reg: ldo1 { lltc,fb-voltage-divider = <102000 29400>; regulator-always-on; regulator-boot-on; regulator-max-microvolt = <3240306>; regulator-min-microvolt = <3240306>; }; ldo2_reg: ldo2 { lltc,fb-voltage-divider = <100000 41200>; regulator-always-on; regulator-boot-on; regulator-max-microvolt = <2484708>; regulator-min-microvolt = <2484708>; }; }; }; touchscreen@49 { /* TSC2004 */ compatible = "ti,tsc2004"; interrupts-extended = <&gpio4 14 IRQ_TYPE_EDGE_FALLING>; pinctrl-0 = <&pinctrl_tsc2004>; pinctrl-names = "default"; reg = <0x49>; vio-supply = <®_3p3v>; status = "disabled"; }; eeprom@50 { compatible = "atmel,24c02"; pagesize = <16>; reg = <0x50>; }; rtc_i2c: rtc@56 { compatible = "microcrystal,rv3029"; interrupt-parent = <&gpio7>; interrupts = <12 IRQ_TYPE_EDGE_FALLING>; pinctrl-0 = <&pinctrl_rtc>; pinctrl-names = "default"; reg = <0x56>; }; }; &pcie { pinctrl-0 = <&pinctrl_pcie>; pinctrl-names = "default"; }; &pwm1 { pinctrl-0 = <&pinctrl_pwm1>; pinctrl-names = "default"; }; ®_arm { vin-supply = <&sw3_reg>; }; ®_pu { vin-supply = <&sw1_reg>; }; ®_soc { vin-supply = <&sw1_reg>; }; ®_vdd1p1 { vin-supply = <&sw2_reg>; }; ®_vdd2p5 { vin-supply = <&sw2_reg>; }; &uart1 { /* DHCOM UART1 */ dcd-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>; dsr-gpios = <&gpio3 25 GPIO_ACTIVE_LOW>; dtr-gpios = <&gpio3 24 GPIO_ACTIVE_LOW>; rng-gpios = <&gpio2 31 GPIO_ACTIVE_LOW>; pinctrl-0 = <&pinctrl_uart1>; pinctrl-names = "default"; uart-has-rtscts; status = "okay"; }; &uart4 { /* DHCOM UART3 */ pinctrl-0 = <&pinctrl_uart4>; pinctrl-names = "default"; status = "okay"; }; &uart5 { /* DHCOM UART2 */ pinctrl-0 = <&pinctrl_uart5>; pinctrl-names = "default"; uart-has-rtscts; status = "okay"; }; &usbh1 { dr_mode = "host"; pinctrl-0 = <&pinctrl_usbh1>; pinctrl-names = "default"; vbus-supply = <®_usb_h1_vbus>; status = "okay"; }; &usbotg { disable-over-current; dr_mode = "otg"; pinctrl-0 = <&pinctrl_usbotg>; pinctrl-names = "default"; vbus-supply = <®_usb_otg_vbus>; status = "okay"; }; &usdhc2 { /* External SD card via DHCOM */ cd-gpios = <&gpio6 16 GPIO_ACTIVE_HIGH>; keep-power-in-suspend; pinctrl-0 = <&pinctrl_usdhc2>; pinctrl-names = "default"; status = "disabled"; }; &usdhc3 { /* Micro SD card on module */ cd-gpios = <&gpio7 8 GPIO_ACTIVE_LOW>; fsl,wp-controller; keep-power-in-suspend; pinctrl-0 = <&pinctrl_usdhc3>; pinctrl-names = "default"; status = "okay"; }; &usdhc4 { /* eMMC on module */ bus-width = <8>; keep-power-in-suspend; no-1-8-v; non-removable; pinctrl-0 = <&pinctrl_usdhc4>; pinctrl-names = "default"; status = "okay"; }; &weim { #address-cells = <2>; #size-cells = <1>; fsl,weim-cs-gpr = <&gpr>; pinctrl-0 = <&pinctrl_weim &pinctrl_weim_cs0 &pinctrl_weim_cs1>; pinctrl-names = "default"; /* It is necessary to setup 2x 64MB otherwise setting gpr fails */ ranges = <0 0 0x08000000 0x04000000>, /* CS0 */ <1 0 0x0c000000 0x04000000>; /* CS1 */ status = "disabled"; }; &iomuxc { pinctrl-0 = < &pinctrl_hog_base &pinctrl_dhcom_a &pinctrl_dhcom_b &pinctrl_dhcom_c &pinctrl_dhcom_d &pinctrl_dhcom_e &pinctrl_dhcom_f &pinctrl_dhcom_g &pinctrl_dhcom_h &pinctrl_dhcom_i &pinctrl_dhcom_j &pinctrl_dhcom_k &pinctrl_dhcom_l &pinctrl_dhcom_m &pinctrl_dhcom_n &pinctrl_dhcom_o &pinctrl_dhcom_p &pinctrl_dhcom_q &pinctrl_dhcom_r &pinctrl_dhcom_s &pinctrl_dhcom_t &pinctrl_dhcom_u &pinctrl_dhcom_v &pinctrl_dhcom_w &pinctrl_dhcom_int >; pinctrl-names = "default"; pinctrl_hog_base: hog-base-grp { fsl,pins = < /* GPIOs for memory coding */ MX6QDL_PAD_EIM_A16__GPIO2_IO22 0x120b0 MX6QDL_PAD_EIM_A17__GPIO2_IO21 0x120b0 /* GPIOs for hardware coding */ MX6QDL_PAD_EIM_A19__GPIO2_IO19 0x120b0 MX6QDL_PAD_EIM_A22__GPIO2_IO16 0x120b0 MX6QDL_PAD_EIM_A23__GPIO6_IO06 0x120b0 >; }; /* DHCOM GPIOs */ pinctrl_dhcom_a: dhcom-a-grp { fsl,pins = <MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x400120b0>; }; pinctrl_dhcom_b: dhcom-b-grp { fsl,pins = <MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x400120b0>; }; pinctrl_dhcom_c: dhcom-c-grp { fsl,pins = <MX6QDL_PAD_GPIO_5__GPIO1_IO05 0x400120b0>; }; pinctrl_dhcom_d: dhcom-d-grp { fsl,pins = <MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03 0x400120b0>; }; pinctrl_dhcom_e: dhcom-e-grp { fsl,pins = <MX6QDL_PAD_GPIO_19__GPIO4_IO05 0x400120b0>; }; pinctrl_dhcom_f: dhcom-f-grp { fsl,pins = <MX6QDL_PAD_DI0_PIN4__GPIO4_IO20 0x400120b0>; }; pinctrl_dhcom_g: dhcom-g-grp { fsl,pins = <MX6QDL_PAD_EIM_D27__GPIO3_IO27 0x400120b0>; }; pinctrl_dhcom_h: dhcom-h-grp { fsl,pins = <MX6QDL_PAD_KEY_ROW0__GPIO4_IO07 0x400120b0>; }; pinctrl_dhcom_i: dhcom-i-grp { fsl,pins = <MX6QDL_PAD_KEY_COL1__GPIO4_IO08 0x400120b0>; }; pinctrl_dhcom_j: dhcom-j-grp { fsl,pins = <MX6QDL_PAD_NANDF_CS1__GPIO6_IO14 0x400120b0>; }; pinctrl_dhcom_k: dhcom-k-grp { fsl,pins = <MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x400120b0>; }; pinctrl_dhcom_l: dhcom-l-grp { fsl,pins = <MX6QDL_PAD_KEY_ROW1__GPIO4_IO09 0x400120b0>; }; pinctrl_dhcom_m: dhcom-m-grp { fsl,pins = <MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x400120b0>; }; pinctrl_dhcom_n: dhcom-n-grp { fsl,pins = <MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 0x400120b0>; }; pinctrl_dhcom_o: dhcom-o-grp { fsl,pins = <MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21 0x400120b0>; }; pinctrl_dhcom_p: dhcom-p-grp { fsl,pins = <MX6QDL_PAD_GPIO_18__GPIO7_IO13 0x400120b0>; }; pinctrl_dhcom_q: dhcom-q-grp { fsl,pins = <MX6QDL_PAD_SD1_CMD__GPIO1_IO18 0x400120b0>; }; pinctrl_dhcom_r: dhcom-r-grp { fsl,pins = <MX6QDL_PAD_SD1_DAT0__GPIO1_IO16 0x400120b0>; }; pinctrl_dhcom_s: dhcom-s-grp { fsl,pins = <MX6QDL_PAD_SD1_DAT1__GPIO1_IO17 0x400120b0>; }; pinctrl_dhcom_t: dhcom-t-grp { fsl,pins = <MX6QDL_PAD_SD1_DAT2__GPIO1_IO19 0x400120b0>; }; pinctrl_dhcom_u: dhcom-u-grp { fsl,pins = <MX6QDL_PAD_SD1_CLK__GPIO1_IO20 0x400120b0>; }; pinctrl_dhcom_v: dhcom-v-grp { fsl,pins = <MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18 0x400120b0>; }; pinctrl_dhcom_w: dhcom-w-grp { fsl,pins = <MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19 0x400120b0>; }; pinctrl_dhcom_int: dhcom-int-grp { fsl,pins = <MX6QDL_PAD_KEY_COL0__GPIO4_IO06 0x400120b0>; }; pinctrl_ecspi1: ecspi1-grp { fsl,pins = < MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x100b1 MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1 MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x100b1 MX6QDL_PAD_EIM_EB2__GPIO2_IO30 0x1b0b0 MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 0x1b0b0 >; }; pinctrl_ecspi2: ecspi2-grp { fsl,pins = < MX6QDL_PAD_CSI0_DAT8__ECSPI2_SCLK 0x100b1 MX6QDL_PAD_CSI0_DAT9__ECSPI2_MOSI 0x100b1 MX6QDL_PAD_CSI0_DAT10__ECSPI2_MISO 0x100b1 MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29 0x1b0b0 >; }; pinctrl_enet_100M: enet-100M-grp { fsl,pins = < MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN 0x1b0b0 MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0 MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0 MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER 0x1b0b0 MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0 0x1b0b0 MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1 0x1b0b0 MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN 0x1b0b0 MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0 0x1b0b0 MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1 0x1b0b0 MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x4001b0a8 >; }; pinctrl_enet_vio: enet-vio-grp { fsl,pins = < MX6QDL_PAD_GPIO_7__GPIO1_IO07 0x120b0 >; }; pinctrl_ethphy0: ethphy0-grp { fsl,pins = < MX6QDL_PAD_EIM_WAIT__GPIO5_IO00 0xb0 /* Reset */ MX6QDL_PAD_KEY_ROW4__GPIO4_IO15 0xb1 /* Int */ >; }; pinctrl_flexcan1: flexcan1-grp { fsl,pins = < MX6QDL_PAD_GPIO_8__FLEXCAN1_RX 0x1b0b0 MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX 0x1b0b0 >; }; pinctrl_flexcan2: flexcan2-grp { fsl,pins = < MX6QDL_PAD_SD3_DAT0__FLEXCAN2_TX 0x1b0b0 MX6QDL_PAD_SD3_DAT1__FLEXCAN2_RX 0x1b0b0 >; }; pinctrl_i2c1: i2c1-grp { fsl,pins = < MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1 MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1 >; }; pinctrl_i2c1_gpio: i2c1-gpio-grp { fsl,pins = < MX6QDL_PAD_EIM_D21__GPIO3_IO21 0x4001b8b1 MX6QDL_PAD_EIM_D28__GPIO3_IO28 0x4001b8b1 >; }; pinctrl_i2c2: i2c2-grp { fsl,pins = < MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1 MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1 >; }; pinctrl_i2c2_gpio: i2c2-gpio-grp { fsl,pins = < MX6QDL_PAD_KEY_COL3__GPIO4_IO12 0x4001b8b1 MX6QDL_PAD_KEY_ROW3__GPIO4_IO13 0x4001b8b1 >; }; pinctrl_i2c3: i2c3-grp { fsl,pins = < MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1 MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1 >; }; pinctrl_i2c3_gpio: i2c3-gpio-grp { fsl,pins = < MX6QDL_PAD_GPIO_3__GPIO1_IO03 0x4001b8b1 MX6QDL_PAD_GPIO_6__GPIO1_IO06 0x4001b8b1 >; }; pinctrl_ipu1_lcdif: ipu1-lcdif-grp { fsl,pins = < MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x38 MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x38 MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x38 MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x38 MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x38 MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x38 MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x38 MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x38 MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x38 MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x38 MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x38 MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x38 MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x38 MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x38 MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x38 MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x38 MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x38 MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x38 MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x38 MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x38 MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x38 MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x38 MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x38 MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x38 MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x38 MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x38 MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x38 MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x38 >; }; pinctrl_pcie: pcie-grp { fsl,pins = < MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20 0x1b0b1 /* Wake */ >; }; pinctrl_pmic: pmic-grp { fsl,pins = < MX6QDL_PAD_EIM_A25__GPIO5_IO02 0x1b0b0 >; }; pinctrl_pwm1: pwm1-grp { fsl,pins = < MX6QDL_PAD_SD1_DAT3__PWM1_OUT 0x1b0b1 >; }; pinctrl_rtc: rtc-grp { fsl,pins = < MX6QDL_PAD_GPIO_17__GPIO7_IO12 0x120b0 >; }; pinctrl_tsc2004: tsc2004-grp { fsl,pins = < MX6QDL_PAD_KEY_COL4__GPIO4_IO14 0x120b0 >; }; pinctrl_uart1: uart1-grp { fsl,pins = < MX6QDL_PAD_EIM_D19__UART1_CTS_B 0x4001b0b1 MX6QDL_PAD_EIM_D20__UART1_RTS_B 0x1b0b1 MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x4001b0b1 MX6QDL_PAD_EIM_D24__GPIO3_IO24 0x4001b0b1 MX6QDL_PAD_EIM_D25__GPIO3_IO25 0x4001b0b1 MX6QDL_PAD_EIM_EB3__GPIO2_IO31 0x4001b0b1 MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA 0x1b0b1 MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA 0x1b0b1 >; }; pinctrl_uart4: uart4-grp { fsl,pins = < MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA 0x1b0b1 MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA 0x1b0b1 >; }; pinctrl_uart5: uart5-grp { fsl,pins = < MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA 0x1b0b1 MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA 0x1b0b1 MX6QDL_PAD_CSI0_DAT18__UART5_RTS_B 0x1b0b1 MX6QDL_PAD_CSI0_DAT19__UART5_CTS_B 0x4001b0b1 >; }; pinctrl_usbh1: usbh1-grp { fsl,pins = < MX6QDL_PAD_EIM_D31__GPIO3_IO31 0x120b0 MX6QDL_PAD_EIM_D30__USB_H1_OC 0x1b0b1 >; }; pinctrl_usbotg: usbotg-grp { fsl,pins = < MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059 >; }; pinctrl_usdhc2: usdhc2-grp { fsl,pins = < MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 0x120b0 MX6QDL_PAD_SD2_CLK__SD2_CLK 0x10059 MX6QDL_PAD_SD2_CMD__SD2_CMD 0x17059 MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059 MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059 MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059 MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059 >; }; pinctrl_usdhc3: usdhc3-grp { fsl,pins = < MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059 MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059 MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x120b0 >; }; pinctrl_usdhc4: usdhc4-grp { fsl,pins = < MX6QDL_PAD_SD4_CLK__SD4_CLK 0x10059 MX6QDL_PAD_SD4_CMD__SD4_CMD 0x17059 MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059 MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059 MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059 MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059 MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059 MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059 MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17059 MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059 >; }; pinctrl_weim: weim-grp { fsl,pins = < MX6QDL_PAD_EIM_DA0__EIM_AD00 0xb0a6 MX6QDL_PAD_EIM_DA1__EIM_AD01 0xb0a6 MX6QDL_PAD_EIM_DA2__EIM_AD02 0xb0a6 MX6QDL_PAD_EIM_DA3__EIM_AD03 0xb0a6 MX6QDL_PAD_EIM_DA4__EIM_AD04 0xb0a6 MX6QDL_PAD_EIM_DA5__EIM_AD05 0xb0a6 MX6QDL_PAD_EIM_DA6__EIM_AD06 0xb0a6 MX6QDL_PAD_EIM_DA7__EIM_AD07 0xb0a6 MX6QDL_PAD_EIM_DA8__EIM_AD08 0xb0a6 MX6QDL_PAD_EIM_DA9__EIM_AD09 0xb0a6 MX6QDL_PAD_EIM_DA10__EIM_AD10 0xb0a6 MX6QDL_PAD_EIM_DA11__EIM_AD11 0xb0a6 MX6QDL_PAD_EIM_DA12__EIM_AD12 0xb0a6 MX6QDL_PAD_EIM_DA13__EIM_AD13 0xb0a6 MX6QDL_PAD_EIM_DA14__EIM_AD14 0xb0a6 MX6QDL_PAD_EIM_DA15__EIM_AD15 0xb0a6 MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x130b0 MX6QDL_PAD_EIM_LBA__EIM_LBA_B 0xb060 /* LE */ MX6QDL_PAD_EIM_OE__EIM_OE_B 0xb0a6 MX6QDL_PAD_EIM_RW__EIM_RW 0xb0a6 /* WE */ >; }; pinctrl_weim_cs0: weim-cs0-grp { fsl,pins = < MX6QDL_PAD_EIM_CS0__EIM_CS0_B 0xb0b1 >; }; pinctrl_weim_cs1: weim-cs1-grp { fsl,pins = < MX6QDL_PAD_EIM_CS1__EIM_CS1_B 0xb0b1 >; }; }; |