Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 | // SPDX-License-Identifier: GPL-2.0 /* * Linux driver for digital TV devices equipped with B2C2 FlexcopII(b)/III * flexcop-sram.c - functions for controlling the SRAM * see flexcop.c for copyright information */ #include "flexcop.h" static void flexcop_sram_set_chip(struct flexcop_device *fc, flexcop_sram_type_t type) { flexcop_set_ibi_value(wan_ctrl_reg_71c, sram_chip, type); } int flexcop_sram_init(struct flexcop_device *fc) { switch (fc->rev) { case FLEXCOP_II: case FLEXCOP_IIB: flexcop_sram_set_chip(fc, FC_SRAM_1_32KB); break; case FLEXCOP_III: flexcop_sram_set_chip(fc, FC_SRAM_1_48KB); break; default: return -EINVAL; } return 0; } int flexcop_sram_set_dest(struct flexcop_device *fc, flexcop_sram_dest_t dest, flexcop_sram_dest_target_t target) { flexcop_ibi_value v; v = fc->read_ibi_reg(fc, sram_dest_reg_714); if (fc->rev != FLEXCOP_III && target == FC_SRAM_DEST_TARGET_FC3_CA) { err("SRAM destination target to available on FlexCopII(b)\n"); return -EINVAL; } deb_sram("sram dest: %x target: %x\n", dest, target); if (dest & FC_SRAM_DEST_NET) v.sram_dest_reg_714.NET_Dest = target; if (dest & FC_SRAM_DEST_CAI) v.sram_dest_reg_714.CAI_Dest = target; if (dest & FC_SRAM_DEST_CAO) v.sram_dest_reg_714.CAO_Dest = target; if (dest & FC_SRAM_DEST_MEDIA) v.sram_dest_reg_714.MEDIA_Dest = target; fc->write_ibi_reg(fc,sram_dest_reg_714,v); udelay(1000); /* TODO delay really necessary */ return 0; } EXPORT_SYMBOL(flexcop_sram_set_dest); void flexcop_wan_set_speed(struct flexcop_device *fc, flexcop_wan_speed_t s) { flexcop_set_ibi_value(wan_ctrl_reg_71c,wan_speed_sig,s); } EXPORT_SYMBOL(flexcop_wan_set_speed); void flexcop_sram_ctrl(struct flexcop_device *fc, int usb_wan, int sramdma, int maximumfill) { flexcop_ibi_value v = fc->read_ibi_reg(fc,sram_dest_reg_714); v.sram_dest_reg_714.ctrl_usb_wan = usb_wan; v.sram_dest_reg_714.ctrl_sramdma = sramdma; v.sram_dest_reg_714.ctrl_maximumfill = maximumfill; fc->write_ibi_reg(fc,sram_dest_reg_714,v); } EXPORT_SYMBOL(flexcop_sram_ctrl); #if 0 static void flexcop_sram_write(struct adapter *adapter, u32 bank, u32 addr, u8 *buf, u32 len) { int i, retries; u32 command; for (i = 0; i < len; i++) { command = bank | addr | 0x04000000 | (*buf << 0x10); retries = 2; while (((read_reg_dw(adapter, 0x700) & 0x80000000) != 0) && (retries > 0)) { mdelay(1); retries--; } if (retries == 0) printk("%s: SRAM timeout\n", __func__); write_reg_dw(adapter, 0x700, command); buf++; addr++; } } static void flex_sram_read(struct adapter *adapter, u32 bank, u32 addr, u8 *buf, u32 len) { int i, retries; u32 command, value; for (i = 0; i < len; i++) { command = bank | addr | 0x04008000; retries = 10000; while (((read_reg_dw(adapter, 0x700) & 0x80000000) != 0) && (retries > 0)) { mdelay(1); retries--; } if (retries == 0) printk("%s: SRAM timeout\n", __func__); write_reg_dw(adapter, 0x700, command); retries = 10000; while (((read_reg_dw(adapter, 0x700) & 0x80000000) != 0) && (retries > 0)) { mdelay(1); retries--; } if (retries == 0) printk("%s: SRAM timeout\n", __func__); value = read_reg_dw(adapter, 0x700) >> 0x10; *buf = (value & 0xff); addr++; buf++; } } static void sram_write_chunk(struct adapter *adapter, u32 addr, u8 *buf, u16 len) { u32 bank; bank = 0; if (adapter->dw_sram_type == 0x20000) { bank = (addr & 0x18000) << 0x0d; } if (adapter->dw_sram_type == 0x00000) { if ((addr >> 0x0f) == 0) bank = 0x20000000; else bank = 0x10000000; } flex_sram_write(adapter, bank, addr & 0x7fff, buf, len); } static void sram_read_chunk(struct adapter *adapter, u32 addr, u8 *buf, u16 len) { u32 bank; bank = 0; if (adapter->dw_sram_type == 0x20000) { bank = (addr & 0x18000) << 0x0d; } if (adapter->dw_sram_type == 0x00000) { if ((addr >> 0x0f) == 0) bank = 0x20000000; else bank = 0x10000000; } flex_sram_read(adapter, bank, addr & 0x7fff, buf, len); } static void sram_read(struct adapter *adapter, u32 addr, u8 *buf, u32 len) { u32 length; while (len != 0) { length = len; /* check if the address range belongs to the same * 32K memory chip. If not, the data is read * from one chip at a time */ if ((addr >> 0x0f) != ((addr + len - 1) >> 0x0f)) { length = (((addr >> 0x0f) + 1) << 0x0f) - addr; } sram_read_chunk(adapter, addr, buf, length); addr = addr + length; buf = buf + length; len = len - length; } } static void sram_write(struct adapter *adapter, u32 addr, u8 *buf, u32 len) { u32 length; while (len != 0) { length = len; /* check if the address range belongs to the same * 32K memory chip. If not, the data is * written to one chip at a time */ if ((addr >> 0x0f) != ((addr + len - 1) >> 0x0f)) { length = (((addr >> 0x0f) + 1) << 0x0f) - addr; } sram_write_chunk(adapter, addr, buf, length); addr = addr + length; buf = buf + length; len = len - length; } } static void sram_set_size(struct adapter *adapter, u32 mask) { write_reg_dw(adapter, 0x71c, (mask | (~0x30000 & read_reg_dw(adapter, 0x71c)))); } static void sram_init(struct adapter *adapter) { u32 tmp; tmp = read_reg_dw(adapter, 0x71c); write_reg_dw(adapter, 0x71c, 1); if (read_reg_dw(adapter, 0x71c) != 0) { write_reg_dw(adapter, 0x71c, tmp); adapter->dw_sram_type = tmp & 0x30000; ddprintk("%s: dw_sram_type = %x\n", __func__, adapter->dw_sram_type); } else { adapter->dw_sram_type = 0x10000; ddprintk("%s: dw_sram_type = %x\n", __func__, adapter->dw_sram_type); } } static int sram_test_location(struct adapter *adapter, u32 mask, u32 addr) { u8 tmp1, tmp2; dprintk("%s: mask = %x, addr = %x\n", __func__, mask, addr); sram_set_size(adapter, mask); sram_init(adapter); tmp2 = 0xa5; tmp1 = 0x4f; sram_write(adapter, addr, &tmp2, 1); sram_write(adapter, addr + 4, &tmp1, 1); tmp2 = 0; mdelay(20); sram_read(adapter, addr, &tmp2, 1); sram_read(adapter, addr, &tmp2, 1); dprintk("%s: wrote 0xa5, read 0x%2x\n", __func__, tmp2); if (tmp2 != 0xa5) return 0; tmp2 = 0x5a; tmp1 = 0xf4; sram_write(adapter, addr, &tmp2, 1); sram_write(adapter, addr + 4, &tmp1, 1); tmp2 = 0; mdelay(20); sram_read(adapter, addr, &tmp2, 1); sram_read(adapter, addr, &tmp2, 1); dprintk("%s: wrote 0x5a, read 0x%2x\n", __func__, tmp2); if (tmp2 != 0x5a) return 0; return 1; } static u32 sram_length(struct adapter *adapter) { if (adapter->dw_sram_type == 0x10000) return 32768; /* 32K */ if (adapter->dw_sram_type == 0x00000) return 65536; /* 64K */ if (adapter->dw_sram_type == 0x20000) return 131072; /* 128K */ return 32768; /* 32K */ } /* FlexcopII can work with 32K, 64K or 128K of external SRAM memory. - for 128K there are 4x32K chips at bank 0,1,2,3. - for 64K there are 2x32K chips at bank 1,2. - for 32K there is one 32K chip at bank 0. FlexCop works only with one bank at a time. The bank is selected by bits 28-29 of the 0x700 register. bank 0 covers addresses 0x00000-0x07fff bank 1 covers addresses 0x08000-0x0ffff bank 2 covers addresses 0x10000-0x17fff bank 3 covers addresses 0x18000-0x1ffff */ static int flexcop_sram_detect(struct flexcop_device *fc) { flexcop_ibi_value r208, r71c_0, vr71c_1; r208 = fc->read_ibi_reg(fc, ctrl_208); fc->write_ibi_reg(fc, ctrl_208, ibi_zero); r71c_0 = fc->read_ibi_reg(fc, wan_ctrl_reg_71c); write_reg_dw(adapter, 0x71c, 1); tmp3 = read_reg_dw(adapter, 0x71c); dprintk("%s: tmp3 = %x\n", __func__, tmp3); write_reg_dw(adapter, 0x71c, tmp2); // check for internal SRAM ??? tmp3--; if (tmp3 != 0) { sram_set_size(adapter, 0x10000); sram_init(adapter); write_reg_dw(adapter, 0x208, tmp); dprintk("%s: sram size = 32K\n", __func__); return 32; } if (sram_test_location(adapter, 0x20000, 0x18000) != 0) { sram_set_size(adapter, 0x20000); sram_init(adapter); write_reg_dw(adapter, 0x208, tmp); dprintk("%s: sram size = 128K\n", __func__); return 128; } if (sram_test_location(adapter, 0x00000, 0x10000) != 0) { sram_set_size(adapter, 0x00000); sram_init(adapter); write_reg_dw(adapter, 0x208, tmp); dprintk("%s: sram size = 64K\n", __func__); return 64; } if (sram_test_location(adapter, 0x10000, 0x00000) != 0) { sram_set_size(adapter, 0x10000); sram_init(adapter); write_reg_dw(adapter, 0x208, tmp); dprintk("%s: sram size = 32K\n", __func__); return 32; } sram_set_size(adapter, 0x10000); sram_init(adapter); write_reg_dw(adapter, 0x208, tmp); dprintk("%s: SRAM detection failed. Set to 32K \n", __func__); return 0; } static void sll_detect_sram_size(struct adapter *adapter) { sram_detect_for_flex2(adapter); } #endif |