Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 | // SPDX-License-Identifier: GPL-2.0 OR MIT /* * Copyright (C) 2022 StarFive Technology Co., Ltd. * Copyright (C) 2022 Emil Renner Berthing <kernel@esmil.dk> */ /dts-v1/; #include <dt-bindings/clock/starfive,jh7110-crg.h> #include <dt-bindings/power/starfive,jh7110-pmu.h> #include <dt-bindings/reset/starfive,jh7110-crg.h> #include <dt-bindings/thermal/thermal.h> / { compatible = "starfive,jh7110"; #address-cells = <2>; #size-cells = <2>; cpus: cpus { #address-cells = <1>; #size-cells = <0>; S7_0: cpu@0 { compatible = "sifive,s7", "riscv"; reg = <0>; device_type = "cpu"; i-cache-block-size = <64>; i-cache-sets = <64>; i-cache-size = <16384>; next-level-cache = <&ccache>; riscv,isa = "rv64imac_zba_zbb"; riscv,isa-base = "rv64i"; riscv,isa-extensions = "i", "m", "a", "c", "zba", "zbb", "zicntr", "zicsr", "zifencei", "zihpm"; status = "disabled"; cpu0_intc: interrupt-controller { compatible = "riscv,cpu-intc"; interrupt-controller; #interrupt-cells = <1>; }; }; U74_1: cpu@1 { compatible = "sifive,u74-mc", "riscv"; reg = <1>; d-cache-block-size = <64>; d-cache-sets = <64>; d-cache-size = <32768>; d-tlb-sets = <1>; d-tlb-size = <40>; device_type = "cpu"; i-cache-block-size = <64>; i-cache-sets = <64>; i-cache-size = <32768>; i-tlb-sets = <1>; i-tlb-size = <40>; mmu-type = "riscv,sv39"; next-level-cache = <&ccache>; riscv,isa = "rv64imafdc_zba_zbb"; riscv,isa-base = "rv64i"; riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zba", "zbb", "zicntr", "zicsr", "zifencei", "zihpm"; tlb-split; operating-points-v2 = <&cpu_opp>; clocks = <&syscrg JH7110_SYSCLK_CPU_CORE>; clock-names = "cpu"; #cooling-cells = <2>; cpu1_intc: interrupt-controller { compatible = "riscv,cpu-intc"; interrupt-controller; #interrupt-cells = <1>; }; }; U74_2: cpu@2 { compatible = "sifive,u74-mc", "riscv"; reg = <2>; d-cache-block-size = <64>; d-cache-sets = <64>; d-cache-size = <32768>; d-tlb-sets = <1>; d-tlb-size = <40>; device_type = "cpu"; i-cache-block-size = <64>; i-cache-sets = <64>; i-cache-size = <32768>; i-tlb-sets = <1>; i-tlb-size = <40>; mmu-type = "riscv,sv39"; next-level-cache = <&ccache>; riscv,isa = "rv64imafdc_zba_zbb"; riscv,isa-base = "rv64i"; riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zba", "zbb", "zicntr", "zicsr", "zifencei", "zihpm"; tlb-split; operating-points-v2 = <&cpu_opp>; clocks = <&syscrg JH7110_SYSCLK_CPU_CORE>; clock-names = "cpu"; #cooling-cells = <2>; cpu2_intc: interrupt-controller { compatible = "riscv,cpu-intc"; interrupt-controller; #interrupt-cells = <1>; }; }; U74_3: cpu@3 { compatible = "sifive,u74-mc", "riscv"; reg = <3>; d-cache-block-size = <64>; d-cache-sets = <64>; d-cache-size = <32768>; d-tlb-sets = <1>; d-tlb-size = <40>; device_type = "cpu"; i-cache-block-size = <64>; i-cache-sets = <64>; i-cache-size = <32768>; i-tlb-sets = <1>; i-tlb-size = <40>; mmu-type = "riscv,sv39"; next-level-cache = <&ccache>; riscv,isa = "rv64imafdc_zba_zbb"; riscv,isa-base = "rv64i"; riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zba", "zbb", "zicntr", "zicsr", "zifencei", "zihpm"; tlb-split; operating-points-v2 = <&cpu_opp>; clocks = <&syscrg JH7110_SYSCLK_CPU_CORE>; clock-names = "cpu"; #cooling-cells = <2>; cpu3_intc: interrupt-controller { compatible = "riscv,cpu-intc"; interrupt-controller; #interrupt-cells = <1>; }; }; U74_4: cpu@4 { compatible = "sifive,u74-mc", "riscv"; reg = <4>; d-cache-block-size = <64>; d-cache-sets = <64>; d-cache-size = <32768>; d-tlb-sets = <1>; d-tlb-size = <40>; device_type = "cpu"; i-cache-block-size = <64>; i-cache-sets = <64>; i-cache-size = <32768>; i-tlb-sets = <1>; i-tlb-size = <40>; mmu-type = "riscv,sv39"; next-level-cache = <&ccache>; riscv,isa = "rv64imafdc_zba_zbb"; riscv,isa-base = "rv64i"; riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zba", "zbb", "zicntr", "zicsr", "zifencei", "zihpm"; tlb-split; operating-points-v2 = <&cpu_opp>; clocks = <&syscrg JH7110_SYSCLK_CPU_CORE>; clock-names = "cpu"; #cooling-cells = <2>; cpu4_intc: interrupt-controller { compatible = "riscv,cpu-intc"; interrupt-controller; #interrupt-cells = <1>; }; }; cpu-map { cluster0 { core0 { cpu = <&S7_0>; }; core1 { cpu = <&U74_1>; }; core2 { cpu = <&U74_2>; }; core3 { cpu = <&U74_3>; }; core4 { cpu = <&U74_4>; }; }; }; }; cpu_opp: opp-table-0 { compatible = "operating-points-v2"; opp-shared; opp-375000000 { opp-hz = /bits/ 64 <375000000>; opp-microvolt = <800000>; }; opp-500000000 { opp-hz = /bits/ 64 <500000000>; opp-microvolt = <800000>; }; opp-750000000 { opp-hz = /bits/ 64 <750000000>; opp-microvolt = <800000>; }; opp-1500000000 { opp-hz = /bits/ 64 <1500000000>; opp-microvolt = <1040000>; }; }; thermal-zones { cpu-thermal { polling-delay-passive = <250>; polling-delay = <15000>; thermal-sensors = <&sfctemp>; cooling-maps { map0 { trip = <&cpu_alert0>; cooling-device = <&U74_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, <&U74_2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, <&U74_3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, <&U74_4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; }; }; trips { cpu_alert0: cpu-alert0 { /* milliCelsius */ temperature = <85000>; hysteresis = <2000>; type = "passive"; }; cpu-crit { /* milliCelsius */ temperature = <100000>; hysteresis = <2000>; type = "critical"; }; }; }; }; dvp_clk: dvp-clock { compatible = "fixed-clock"; clock-output-names = "dvp_clk"; #clock-cells = <0>; }; gmac0_rgmii_rxin: gmac0-rgmii-rxin-clock { compatible = "fixed-clock"; clock-output-names = "gmac0_rgmii_rxin"; #clock-cells = <0>; }; gmac0_rmii_refin: gmac0-rmii-refin-clock { compatible = "fixed-clock"; clock-output-names = "gmac0_rmii_refin"; #clock-cells = <0>; }; gmac1_rgmii_rxin: gmac1-rgmii-rxin-clock { compatible = "fixed-clock"; clock-output-names = "gmac1_rgmii_rxin"; #clock-cells = <0>; }; gmac1_rmii_refin: gmac1-rmii-refin-clock { compatible = "fixed-clock"; clock-output-names = "gmac1_rmii_refin"; #clock-cells = <0>; }; hdmitx0_pixelclk: hdmitx0-pixel-clock { compatible = "fixed-clock"; clock-output-names = "hdmitx0_pixelclk"; #clock-cells = <0>; }; i2srx_bclk_ext: i2srx-bclk-ext-clock { compatible = "fixed-clock"; clock-output-names = "i2srx_bclk_ext"; #clock-cells = <0>; }; i2srx_lrck_ext: i2srx-lrck-ext-clock { compatible = "fixed-clock"; clock-output-names = "i2srx_lrck_ext"; #clock-cells = <0>; }; i2stx_bclk_ext: i2stx-bclk-ext-clock { compatible = "fixed-clock"; clock-output-names = "i2stx_bclk_ext"; #clock-cells = <0>; }; i2stx_lrck_ext: i2stx-lrck-ext-clock { compatible = "fixed-clock"; clock-output-names = "i2stx_lrck_ext"; #clock-cells = <0>; }; mclk_ext: mclk-ext-clock { compatible = "fixed-clock"; clock-output-names = "mclk_ext"; #clock-cells = <0>; }; osc: oscillator { compatible = "fixed-clock"; clock-output-names = "osc"; #clock-cells = <0>; }; rtc_osc: rtc-oscillator { compatible = "fixed-clock"; clock-output-names = "rtc_osc"; #clock-cells = <0>; }; stmmac_axi_setup: stmmac-axi-config { snps,lpi_en; snps,wr_osr_lmt = <15>; snps,rd_osr_lmt = <15>; snps,blen = <256 128 64 32 0 0 0>; }; tdm_ext: tdm-ext-clock { compatible = "fixed-clock"; clock-output-names = "tdm_ext"; #clock-cells = <0>; }; soc { compatible = "simple-bus"; interrupt-parent = <&plic>; #address-cells = <2>; #size-cells = <2>; ranges; clint: timer@2000000 { compatible = "starfive,jh7110-clint", "sifive,clint0"; reg = <0x0 0x2000000 0x0 0x10000>; interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>, <&cpu1_intc 3>, <&cpu1_intc 7>, <&cpu2_intc 3>, <&cpu2_intc 7>, <&cpu3_intc 3>, <&cpu3_intc 7>, <&cpu4_intc 3>, <&cpu4_intc 7>; }; ccache: cache-controller@2010000 { compatible = "starfive,jh7110-ccache", "sifive,ccache0", "cache"; reg = <0x0 0x2010000 0x0 0x4000>; interrupts = <1>, <3>, <4>, <2>; cache-block-size = <64>; cache-level = <2>; cache-sets = <2048>; cache-size = <2097152>; cache-unified; }; plic: interrupt-controller@c000000 { compatible = "starfive,jh7110-plic", "sifive,plic-1.0.0"; reg = <0x0 0xc000000 0x0 0x4000000>; interrupts-extended = <&cpu0_intc 11>, <&cpu1_intc 11>, <&cpu1_intc 9>, <&cpu2_intc 11>, <&cpu2_intc 9>, <&cpu3_intc 11>, <&cpu3_intc 9>, <&cpu4_intc 11>, <&cpu4_intc 9>; interrupt-controller; #interrupt-cells = <1>; #address-cells = <0>; riscv,ndev = <136>; }; uart0: serial@10000000 { compatible = "starfive,jh7110-uart", "snps,dw-apb-uart"; reg = <0x0 0x10000000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_UART0_CORE>, <&syscrg JH7110_SYSCLK_UART0_APB>; clock-names = "baudclk", "apb_pclk"; resets = <&syscrg JH7110_SYSRST_UART0_APB>, <&syscrg JH7110_SYSRST_UART0_CORE>; interrupts = <32>; reg-io-width = <4>; reg-shift = <2>; status = "disabled"; }; uart1: serial@10010000 { compatible = "starfive,jh7110-uart", "snps,dw-apb-uart"; reg = <0x0 0x10010000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_UART1_CORE>, <&syscrg JH7110_SYSCLK_UART1_APB>; clock-names = "baudclk", "apb_pclk"; resets = <&syscrg JH7110_SYSRST_UART1_APB>, <&syscrg JH7110_SYSRST_UART1_CORE>; interrupts = <33>; reg-io-width = <4>; reg-shift = <2>; status = "disabled"; }; uart2: serial@10020000 { compatible = "starfive,jh7110-uart", "snps,dw-apb-uart"; reg = <0x0 0x10020000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_UART2_CORE>, <&syscrg JH7110_SYSCLK_UART2_APB>; clock-names = "baudclk", "apb_pclk"; resets = <&syscrg JH7110_SYSRST_UART2_APB>, <&syscrg JH7110_SYSRST_UART2_CORE>; interrupts = <34>; reg-io-width = <4>; reg-shift = <2>; status = "disabled"; }; i2c0: i2c@10030000 { compatible = "snps,designware-i2c"; reg = <0x0 0x10030000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_I2C0_APB>; clock-names = "ref"; resets = <&syscrg JH7110_SYSRST_I2C0_APB>; interrupts = <35>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; }; i2c1: i2c@10040000 { compatible = "snps,designware-i2c"; reg = <0x0 0x10040000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_I2C1_APB>; clock-names = "ref"; resets = <&syscrg JH7110_SYSRST_I2C1_APB>; interrupts = <36>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; }; i2c2: i2c@10050000 { compatible = "snps,designware-i2c"; reg = <0x0 0x10050000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_I2C2_APB>; clock-names = "ref"; resets = <&syscrg JH7110_SYSRST_I2C2_APB>; interrupts = <37>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; }; spi0: spi@10060000 { compatible = "arm,pl022", "arm,primecell"; reg = <0x0 0x10060000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_SPI0_APB>, <&syscrg JH7110_SYSCLK_SPI0_APB>; clock-names = "sspclk", "apb_pclk"; resets = <&syscrg JH7110_SYSRST_SPI0_APB>; interrupts = <38>; arm,primecell-periphid = <0x00041022>; num-cs = <1>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; }; spi1: spi@10070000 { compatible = "arm,pl022", "arm,primecell"; reg = <0x0 0x10070000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_SPI1_APB>, <&syscrg JH7110_SYSCLK_SPI1_APB>; clock-names = "sspclk", "apb_pclk"; resets = <&syscrg JH7110_SYSRST_SPI1_APB>; interrupts = <39>; arm,primecell-periphid = <0x00041022>; num-cs = <1>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; }; spi2: spi@10080000 { compatible = "arm,pl022", "arm,primecell"; reg = <0x0 0x10080000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_SPI2_APB>, <&syscrg JH7110_SYSCLK_SPI2_APB>; clock-names = "sspclk", "apb_pclk"; resets = <&syscrg JH7110_SYSRST_SPI2_APB>; interrupts = <40>; arm,primecell-periphid = <0x00041022>; num-cs = <1>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; }; tdm: tdm@10090000 { compatible = "starfive,jh7110-tdm"; reg = <0x0 0x10090000 0x0 0x1000>; clocks = <&syscrg JH7110_SYSCLK_TDM_AHB>, <&syscrg JH7110_SYSCLK_TDM_APB>, <&syscrg JH7110_SYSCLK_TDM_INTERNAL>, <&syscrg JH7110_SYSCLK_TDM_TDM>, <&syscrg JH7110_SYSCLK_MCLK_INNER>, <&tdm_ext>; clock-names = "tdm_ahb", "tdm_apb", "tdm_internal", "tdm", "mclk_inner", "tdm_ext"; resets = <&syscrg JH7110_SYSRST_TDM_AHB>, <&syscrg JH7110_SYSRST_TDM_APB>, <&syscrg JH7110_SYSRST_TDM_CORE>; dmas = <&dma 20>, <&dma 21>; dma-names = "rx","tx"; #sound-dai-cells = <0>; status = "disabled"; }; i2srx: i2s@100e0000 { compatible = "starfive,jh7110-i2srx"; reg = <0x0 0x100e0000 0x0 0x1000>; clocks = <&syscrg JH7110_SYSCLK_I2SRX_BCLK_MST>, <&syscrg JH7110_SYSCLK_I2SRX_APB>, <&syscrg JH7110_SYSCLK_MCLK>, <&syscrg JH7110_SYSCLK_MCLK_INNER>, <&mclk_ext>, <&syscrg JH7110_SYSCLK_I2SRX_BCLK>, <&syscrg JH7110_SYSCLK_I2SRX_LRCK>, <&i2srx_bclk_ext>, <&i2srx_lrck_ext>; clock-names = "i2sclk", "apb", "mclk", "mclk_inner", "mclk_ext", "bclk", "lrck", "bclk_ext", "lrck_ext"; resets = <&syscrg JH7110_SYSRST_I2SRX_APB>, <&syscrg JH7110_SYSRST_I2SRX_BCLK>; dmas = <0>, <&dma 24>; dma-names = "tx", "rx"; starfive,syscon = <&sys_syscon 0x18 0x2>; #sound-dai-cells = <0>; status = "disabled"; }; pwmdac: pwmdac@100b0000 { compatible = "starfive,jh7110-pwmdac"; reg = <0x0 0x100b0000 0x0 0x1000>; clocks = <&syscrg JH7110_SYSCLK_PWMDAC_APB>, <&syscrg JH7110_SYSCLK_PWMDAC_CORE>; clock-names = "apb", "core"; resets = <&syscrg JH7110_SYSRST_PWMDAC_APB>; dmas = <&dma 22>; dma-names = "tx"; #sound-dai-cells = <0>; status = "disabled"; }; usb0: usb@10100000 { compatible = "starfive,jh7110-usb"; ranges = <0x0 0x0 0x10100000 0x100000>; #address-cells = <1>; #size-cells = <1>; starfive,stg-syscon = <&stg_syscon 0x4>; clocks = <&stgcrg JH7110_STGCLK_USB0_LPM>, <&stgcrg JH7110_STGCLK_USB0_STB>, <&stgcrg JH7110_STGCLK_USB0_APB>, <&stgcrg JH7110_STGCLK_USB0_AXI>, <&stgcrg JH7110_STGCLK_USB0_UTMI_APB>; clock-names = "lpm", "stb", "apb", "axi", "utmi_apb"; resets = <&stgcrg JH7110_STGRST_USB0_PWRUP>, <&stgcrg JH7110_STGRST_USB0_APB>, <&stgcrg JH7110_STGRST_USB0_AXI>, <&stgcrg JH7110_STGRST_USB0_UTMI_APB>; reset-names = "pwrup", "apb", "axi", "utmi_apb"; status = "disabled"; usb_cdns3: usb@0 { compatible = "cdns,usb3"; reg = <0x0 0x10000>, <0x10000 0x10000>, <0x20000 0x10000>; reg-names = "otg", "xhci", "dev"; interrupts = <100>, <108>, <110>; interrupt-names = "host", "peripheral", "otg"; phys = <&usbphy0>; phy-names = "cdns3,usb2-phy"; }; }; usbphy0: phy@10200000 { compatible = "starfive,jh7110-usb-phy"; reg = <0x0 0x10200000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_USB_125M>, <&stgcrg JH7110_STGCLK_USB0_APP_125>; clock-names = "125m", "app_125m"; #phy-cells = <0>; }; pciephy0: phy@10210000 { compatible = "starfive,jh7110-pcie-phy"; reg = <0x0 0x10210000 0x0 0x10000>; #phy-cells = <0>; }; pciephy1: phy@10220000 { compatible = "starfive,jh7110-pcie-phy"; reg = <0x0 0x10220000 0x0 0x10000>; #phy-cells = <0>; }; stgcrg: clock-controller@10230000 { compatible = "starfive,jh7110-stgcrg"; reg = <0x0 0x10230000 0x0 0x10000>; clocks = <&osc>, <&syscrg JH7110_SYSCLK_HIFI4_CORE>, <&syscrg JH7110_SYSCLK_STG_AXIAHB>, <&syscrg JH7110_SYSCLK_USB_125M>, <&syscrg JH7110_SYSCLK_CPU_BUS>, <&syscrg JH7110_SYSCLK_HIFI4_AXI>, <&syscrg JH7110_SYSCLK_NOCSTG_BUS>, <&syscrg JH7110_SYSCLK_APB_BUS>; clock-names = "osc", "hifi4_core", "stg_axiahb", "usb_125m", "cpu_bus", "hifi4_axi", "nocstg_bus", "apb_bus"; #clock-cells = <1>; #reset-cells = <1>; }; stg_syscon: syscon@10240000 { compatible = "starfive,jh7110-stg-syscon", "syscon"; reg = <0x0 0x10240000 0x0 0x1000>; }; uart3: serial@12000000 { compatible = "starfive,jh7110-uart", "snps,dw-apb-uart"; reg = <0x0 0x12000000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_UART3_CORE>, <&syscrg JH7110_SYSCLK_UART3_APB>; clock-names = "baudclk", "apb_pclk"; resets = <&syscrg JH7110_SYSRST_UART3_APB>, <&syscrg JH7110_SYSRST_UART3_CORE>; interrupts = <45>; reg-io-width = <4>; reg-shift = <2>; status = "disabled"; }; uart4: serial@12010000 { compatible = "starfive,jh7110-uart", "snps,dw-apb-uart"; reg = <0x0 0x12010000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_UART4_CORE>, <&syscrg JH7110_SYSCLK_UART4_APB>; clock-names = "baudclk", "apb_pclk"; resets = <&syscrg JH7110_SYSRST_UART4_APB>, <&syscrg JH7110_SYSRST_UART4_CORE>; interrupts = <46>; reg-io-width = <4>; reg-shift = <2>; status = "disabled"; }; uart5: serial@12020000 { compatible = "starfive,jh7110-uart", "snps,dw-apb-uart"; reg = <0x0 0x12020000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_UART5_CORE>, <&syscrg JH7110_SYSCLK_UART5_APB>; clock-names = "baudclk", "apb_pclk"; resets = <&syscrg JH7110_SYSRST_UART5_APB>, <&syscrg JH7110_SYSRST_UART5_CORE>; interrupts = <47>; reg-io-width = <4>; reg-shift = <2>; status = "disabled"; }; i2c3: i2c@12030000 { compatible = "snps,designware-i2c"; reg = <0x0 0x12030000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_I2C3_APB>; clock-names = "ref"; resets = <&syscrg JH7110_SYSRST_I2C3_APB>; interrupts = <48>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; }; i2c4: i2c@12040000 { compatible = "snps,designware-i2c"; reg = <0x0 0x12040000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_I2C4_APB>; clock-names = "ref"; resets = <&syscrg JH7110_SYSRST_I2C4_APB>; interrupts = <49>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; }; i2c5: i2c@12050000 { compatible = "snps,designware-i2c"; reg = <0x0 0x12050000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_I2C5_APB>; clock-names = "ref"; resets = <&syscrg JH7110_SYSRST_I2C5_APB>; interrupts = <50>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; }; i2c6: i2c@12060000 { compatible = "snps,designware-i2c"; reg = <0x0 0x12060000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_I2C6_APB>; clock-names = "ref"; resets = <&syscrg JH7110_SYSRST_I2C6_APB>; interrupts = <51>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; }; spi3: spi@12070000 { compatible = "arm,pl022", "arm,primecell"; reg = <0x0 0x12070000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_SPI3_APB>, <&syscrg JH7110_SYSCLK_SPI3_APB>; clock-names = "sspclk", "apb_pclk"; resets = <&syscrg JH7110_SYSRST_SPI3_APB>; interrupts = <52>; arm,primecell-periphid = <0x00041022>; num-cs = <1>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; }; spi4: spi@12080000 { compatible = "arm,pl022", "arm,primecell"; reg = <0x0 0x12080000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_SPI4_APB>, <&syscrg JH7110_SYSCLK_SPI4_APB>; clock-names = "sspclk", "apb_pclk"; resets = <&syscrg JH7110_SYSRST_SPI4_APB>; interrupts = <53>; arm,primecell-periphid = <0x00041022>; num-cs = <1>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; }; spi5: spi@12090000 { compatible = "arm,pl022", "arm,primecell"; reg = <0x0 0x12090000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_SPI5_APB>, <&syscrg JH7110_SYSCLK_SPI5_APB>; clock-names = "sspclk", "apb_pclk"; resets = <&syscrg JH7110_SYSRST_SPI5_APB>; interrupts = <54>; arm,primecell-periphid = <0x00041022>; num-cs = <1>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; }; spi6: spi@120a0000 { compatible = "arm,pl022", "arm,primecell"; reg = <0x0 0x120A0000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_SPI6_APB>, <&syscrg JH7110_SYSCLK_SPI6_APB>; clock-names = "sspclk", "apb_pclk"; resets = <&syscrg JH7110_SYSRST_SPI6_APB>; interrupts = <55>; arm,primecell-periphid = <0x00041022>; num-cs = <1>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; }; i2stx0: i2s@120b0000 { compatible = "starfive,jh7110-i2stx0"; reg = <0x0 0x120b0000 0x0 0x1000>; clocks = <&syscrg JH7110_SYSCLK_I2STX0_BCLK_MST>, <&syscrg JH7110_SYSCLK_I2STX0_APB>, <&syscrg JH7110_SYSCLK_MCLK>, <&syscrg JH7110_SYSCLK_MCLK_INNER>, <&mclk_ext>; clock-names = "i2sclk", "apb", "mclk", "mclk_inner","mclk_ext"; resets = <&syscrg JH7110_SYSRST_I2STX0_APB>, <&syscrg JH7110_SYSRST_I2STX0_BCLK>; dmas = <&dma 47>; dma-names = "tx"; #sound-dai-cells = <0>; status = "disabled"; }; i2stx1: i2s@120c0000 { compatible = "starfive,jh7110-i2stx1"; reg = <0x0 0x120c0000 0x0 0x1000>; clocks = <&syscrg JH7110_SYSCLK_I2STX1_BCLK_MST>, <&syscrg JH7110_SYSCLK_I2STX1_APB>, <&syscrg JH7110_SYSCLK_MCLK>, <&syscrg JH7110_SYSCLK_MCLK_INNER>, <&mclk_ext>, <&syscrg JH7110_SYSCLK_I2STX1_BCLK>, <&syscrg JH7110_SYSCLK_I2STX1_LRCK>, <&i2stx_bclk_ext>, <&i2stx_lrck_ext>; clock-names = "i2sclk", "apb", "mclk", "mclk_inner", "mclk_ext", "bclk", "lrck", "bclk_ext", "lrck_ext"; resets = <&syscrg JH7110_SYSRST_I2STX1_APB>, <&syscrg JH7110_SYSRST_I2STX1_BCLK>; dmas = <&dma 48>; dma-names = "tx"; #sound-dai-cells = <0>; status = "disabled"; }; pwm: pwm@120d0000 { compatible = "starfive,jh7110-pwm", "opencores,pwm-v1"; reg = <0x0 0x120d0000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_PWM_APB>; resets = <&syscrg JH7110_SYSRST_PWM_APB>; #pwm-cells = <3>; status = "disabled"; }; sfctemp: temperature-sensor@120e0000 { compatible = "starfive,jh7110-temp"; reg = <0x0 0x120e0000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_TEMP_CORE>, <&syscrg JH7110_SYSCLK_TEMP_APB>; clock-names = "sense", "bus"; resets = <&syscrg JH7110_SYSRST_TEMP_CORE>, <&syscrg JH7110_SYSRST_TEMP_APB>; reset-names = "sense", "bus"; #thermal-sensor-cells = <0>; }; qspi: spi@13010000 { compatible = "starfive,jh7110-qspi", "cdns,qspi-nor"; reg = <0x0 0x13010000 0x0 0x10000>, <0x0 0x21000000 0x0 0x400000>; interrupts = <25>; clocks = <&syscrg JH7110_SYSCLK_QSPI_REF>, <&syscrg JH7110_SYSCLK_QSPI_AHB>, <&syscrg JH7110_SYSCLK_QSPI_APB>; clock-names = "ref", "ahb", "apb"; resets = <&syscrg JH7110_SYSRST_QSPI_APB>, <&syscrg JH7110_SYSRST_QSPI_AHB>, <&syscrg JH7110_SYSRST_QSPI_REF>; reset-names = "qspi", "qspi-ocp", "rstc_ref"; cdns,fifo-depth = <256>; cdns,fifo-width = <4>; cdns,trigger-address = <0x0>; status = "disabled"; }; syscrg: clock-controller@13020000 { compatible = "starfive,jh7110-syscrg"; reg = <0x0 0x13020000 0x0 0x10000>; clocks = <&osc>, <&gmac1_rmii_refin>, <&gmac1_rgmii_rxin>, <&i2stx_bclk_ext>, <&i2stx_lrck_ext>, <&i2srx_bclk_ext>, <&i2srx_lrck_ext>, <&tdm_ext>, <&mclk_ext>, <&pllclk JH7110_PLLCLK_PLL0_OUT>, <&pllclk JH7110_PLLCLK_PLL1_OUT>, <&pllclk JH7110_PLLCLK_PLL2_OUT>; clock-names = "osc", "gmac1_rmii_refin", "gmac1_rgmii_rxin", "i2stx_bclk_ext", "i2stx_lrck_ext", "i2srx_bclk_ext", "i2srx_lrck_ext", "tdm_ext", "mclk_ext", "pll0_out", "pll1_out", "pll2_out"; #clock-cells = <1>; #reset-cells = <1>; }; sys_syscon: syscon@13030000 { compatible = "starfive,jh7110-sys-syscon", "syscon", "simple-mfd"; reg = <0x0 0x13030000 0x0 0x1000>; pllclk: clock-controller { compatible = "starfive,jh7110-pll"; clocks = <&osc>; #clock-cells = <1>; }; }; sysgpio: pinctrl@13040000 { compatible = "starfive,jh7110-sys-pinctrl"; reg = <0x0 0x13040000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_IOMUX_APB>; resets = <&syscrg JH7110_SYSRST_IOMUX_APB>; interrupts = <86>; interrupt-controller; #interrupt-cells = <2>; gpio-controller; #gpio-cells = <2>; }; watchdog@13070000 { compatible = "starfive,jh7110-wdt"; reg = <0x0 0x13070000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_WDT_APB>, <&syscrg JH7110_SYSCLK_WDT_CORE>; clock-names = "apb", "core"; resets = <&syscrg JH7110_SYSRST_WDT_APB>, <&syscrg JH7110_SYSRST_WDT_CORE>; }; crypto: crypto@16000000 { compatible = "starfive,jh7110-crypto"; reg = <0x0 0x16000000 0x0 0x4000>; clocks = <&stgcrg JH7110_STGCLK_SEC_AHB>, <&stgcrg JH7110_STGCLK_SEC_MISC_AHB>; clock-names = "hclk", "ahb"; interrupts = <28>; resets = <&stgcrg JH7110_STGRST_SEC_AHB>; dmas = <&sdma 1 2>, <&sdma 0 2>; dma-names = "tx", "rx"; }; sdma: dma-controller@16008000 { compatible = "arm,pl080", "arm,primecell"; arm,primecell-periphid = <0x00041080>; reg = <0x0 0x16008000 0x0 0x4000>; interrupts = <29>; clocks = <&stgcrg JH7110_STGCLK_SEC_AHB>; clock-names = "apb_pclk"; resets = <&stgcrg JH7110_STGRST_SEC_AHB>; lli-bus-interface-ahb1; mem-bus-interface-ahb1; memcpy-burst-size = <256>; memcpy-bus-width = <32>; #dma-cells = <2>; }; rng: rng@1600c000 { compatible = "starfive,jh7110-trng"; reg = <0x0 0x1600C000 0x0 0x4000>; clocks = <&stgcrg JH7110_STGCLK_SEC_AHB>, <&stgcrg JH7110_STGCLK_SEC_MISC_AHB>; clock-names = "hclk", "ahb"; resets = <&stgcrg JH7110_STGRST_SEC_AHB>; interrupts = <30>; }; mmc0: mmc@16010000 { compatible = "starfive,jh7110-mmc"; reg = <0x0 0x16010000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_SDIO0_AHB>, <&syscrg JH7110_SYSCLK_SDIO0_SDCARD>; clock-names = "biu","ciu"; resets = <&syscrg JH7110_SYSRST_SDIO0_AHB>; reset-names = "reset"; interrupts = <74>; fifo-depth = <32>; fifo-watermark-aligned; data-addr = <0>; starfive,sysreg = <&sys_syscon 0x14 0x1a 0x7c000000>; status = "disabled"; }; mmc1: mmc@16020000 { compatible = "starfive,jh7110-mmc"; reg = <0x0 0x16020000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_SDIO1_AHB>, <&syscrg JH7110_SYSCLK_SDIO1_SDCARD>; clock-names = "biu","ciu"; resets = <&syscrg JH7110_SYSRST_SDIO1_AHB>; reset-names = "reset"; interrupts = <75>; fifo-depth = <32>; fifo-watermark-aligned; data-addr = <0>; starfive,sysreg = <&sys_syscon 0x9c 0x1 0x3e>; status = "disabled"; }; gmac0: ethernet@16030000 { compatible = "starfive,jh7110-dwmac", "snps,dwmac-5.20"; reg = <0x0 0x16030000 0x0 0x10000>; clocks = <&aoncrg JH7110_AONCLK_GMAC0_AXI>, <&aoncrg JH7110_AONCLK_GMAC0_AHB>, <&syscrg JH7110_SYSCLK_GMAC0_PTP>, <&aoncrg JH7110_AONCLK_GMAC0_TX_INV>, <&syscrg JH7110_SYSCLK_GMAC0_GTXC>; clock-names = "stmmaceth", "pclk", "ptp_ref", "tx", "gtx"; resets = <&aoncrg JH7110_AONRST_GMAC0_AXI>, <&aoncrg JH7110_AONRST_GMAC0_AHB>; reset-names = "stmmaceth", "ahb"; interrupts = <7>, <6>, <5>; interrupt-names = "macirq", "eth_wake_irq", "eth_lpi"; rx-fifo-depth = <2048>; tx-fifo-depth = <2048>; snps,multicast-filter-bins = <64>; snps,perfect-filter-entries = <256>; snps,fixed-burst; snps,no-pbl-x8; snps,force_thresh_dma_mode; snps,axi-config = <&stmmac_axi_setup>; snps,tso; snps,en-tx-lpi-clockgating; snps,txpbl = <16>; snps,rxpbl = <16>; starfive,syscon = <&aon_syscon 0xc 0x12>; status = "disabled"; }; gmac1: ethernet@16040000 { compatible = "starfive,jh7110-dwmac", "snps,dwmac-5.20"; reg = <0x0 0x16040000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_GMAC1_AXI>, <&syscrg JH7110_SYSCLK_GMAC1_AHB>, <&syscrg JH7110_SYSCLK_GMAC1_PTP>, <&syscrg JH7110_SYSCLK_GMAC1_TX_INV>, <&syscrg JH7110_SYSCLK_GMAC1_GTXC>; clock-names = "stmmaceth", "pclk", "ptp_ref", "tx", "gtx"; resets = <&syscrg JH7110_SYSRST_GMAC1_AXI>, <&syscrg JH7110_SYSRST_GMAC1_AHB>; reset-names = "stmmaceth", "ahb"; interrupts = <78>, <77>, <76>; interrupt-names = "macirq", "eth_wake_irq", "eth_lpi"; rx-fifo-depth = <2048>; tx-fifo-depth = <2048>; snps,multicast-filter-bins = <64>; snps,perfect-filter-entries = <256>; snps,fixed-burst; snps,no-pbl-x8; snps,force_thresh_dma_mode; snps,axi-config = <&stmmac_axi_setup>; snps,tso; snps,en-tx-lpi-clockgating; snps,txpbl = <16>; snps,rxpbl = <16>; starfive,syscon = <&sys_syscon 0x90 0x2>; status = "disabled"; }; dma: dma-controller@16050000 { compatible = "starfive,jh7110-axi-dma"; reg = <0x0 0x16050000 0x0 0x10000>; clocks = <&stgcrg JH7110_STGCLK_DMA1P_AXI>, <&stgcrg JH7110_STGCLK_DMA1P_AHB>; clock-names = "core-clk", "cfgr-clk"; resets = <&stgcrg JH7110_STGRST_DMA1P_AXI>, <&stgcrg JH7110_STGRST_DMA1P_AHB>; interrupts = <73>; #dma-cells = <1>; dma-channels = <4>; snps,dma-masters = <1>; snps,data-width = <3>; snps,block-size = <65536 65536 65536 65536>; snps,priority = <0 1 2 3>; snps,axi-max-burst-len = <16>; }; aoncrg: clock-controller@17000000 { compatible = "starfive,jh7110-aoncrg"; reg = <0x0 0x17000000 0x0 0x10000>; clocks = <&osc>, <&gmac0_rmii_refin>, <&gmac0_rgmii_rxin>, <&syscrg JH7110_SYSCLK_STG_AXIAHB>, <&syscrg JH7110_SYSCLK_APB_BUS>, <&syscrg JH7110_SYSCLK_GMAC0_GTXCLK>, <&rtc_osc>; clock-names = "osc", "gmac0_rmii_refin", "gmac0_rgmii_rxin", "stg_axiahb", "apb_bus", "gmac0_gtxclk", "rtc_osc"; #clock-cells = <1>; #reset-cells = <1>; }; aon_syscon: syscon@17010000 { compatible = "starfive,jh7110-aon-syscon", "syscon"; reg = <0x0 0x17010000 0x0 0x1000>; #power-domain-cells = <1>; }; aongpio: pinctrl@17020000 { compatible = "starfive,jh7110-aon-pinctrl"; reg = <0x0 0x17020000 0x0 0x10000>; resets = <&aoncrg JH7110_AONRST_IOMUX>; interrupts = <85>; interrupt-controller; #interrupt-cells = <2>; gpio-controller; #gpio-cells = <2>; }; pwrc: power-controller@17030000 { compatible = "starfive,jh7110-pmu"; reg = <0x0 0x17030000 0x0 0x10000>; interrupts = <111>; #power-domain-cells = <1>; }; csi2rx: csi@19800000 { compatible = "starfive,jh7110-csi2rx", "cdns,csi2rx"; reg = <0x0 0x19800000 0x0 0x10000>; clocks = <&ispcrg JH7110_ISPCLK_VIN_SYS>, <&ispcrg JH7110_ISPCLK_VIN_APB>, <&ispcrg JH7110_ISPCLK_VIN_PIXEL_IF0>, <&ispcrg JH7110_ISPCLK_VIN_PIXEL_IF1>, <&ispcrg JH7110_ISPCLK_VIN_PIXEL_IF2>, <&ispcrg JH7110_ISPCLK_VIN_PIXEL_IF3>; clock-names = "sys_clk", "p_clk", "pixel_if0_clk", "pixel_if1_clk", "pixel_if2_clk", "pixel_if3_clk"; resets = <&ispcrg JH7110_ISPRST_VIN_SYS>, <&ispcrg JH7110_ISPRST_VIN_APB>, <&ispcrg JH7110_ISPRST_VIN_PIXEL_IF0>, <&ispcrg JH7110_ISPRST_VIN_PIXEL_IF1>, <&ispcrg JH7110_ISPRST_VIN_PIXEL_IF2>, <&ispcrg JH7110_ISPRST_VIN_PIXEL_IF3>; reset-names = "sys", "reg_bank", "pixel_if0", "pixel_if1", "pixel_if2", "pixel_if3"; phys = <&csi_phy>; phy-names = "dphy"; status = "disabled"; }; ispcrg: clock-controller@19810000 { compatible = "starfive,jh7110-ispcrg"; reg = <0x0 0x19810000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_ISP_TOP_CORE>, <&syscrg JH7110_SYSCLK_ISP_TOP_AXI>, <&syscrg JH7110_SYSCLK_NOC_BUS_ISP_AXI>, <&dvp_clk>; clock-names = "isp_top_core", "isp_top_axi", "noc_bus_isp_axi", "dvp_clk"; resets = <&syscrg JH7110_SYSRST_ISP_TOP>, <&syscrg JH7110_SYSRST_ISP_TOP_AXI>, <&syscrg JH7110_SYSRST_NOC_BUS_ISP_AXI>; #clock-cells = <1>; #reset-cells = <1>; power-domains = <&pwrc JH7110_PD_ISP>; }; csi_phy: phy@19820000 { compatible = "starfive,jh7110-dphy-rx"; reg = <0x0 0x19820000 0x0 0x10000>; clocks = <&ispcrg JH7110_ISPCLK_M31DPHY_CFG_IN>, <&ispcrg JH7110_ISPCLK_M31DPHY_REF_IN>, <&ispcrg JH7110_ISPCLK_M31DPHY_TX_ESC_LAN0>; clock-names = "cfg", "ref", "tx"; resets = <&ispcrg JH7110_ISPRST_M31DPHY_HW>, <&ispcrg JH7110_ISPRST_M31DPHY_B09_AON>; power-domains = <&aon_syscon JH7110_AON_PD_DPHY_RX>; #phy-cells = <0>; }; camss: isp@19840000 { compatible = "starfive,jh7110-camss"; reg = <0x0 0x19840000 0x0 0x10000>, <0x0 0x19870000 0x0 0x30000>; reg-names = "syscon", "isp"; clocks = <&ispcrg JH7110_ISPCLK_DOM4_APB_FUNC>, <&ispcrg JH7110_ISPCLK_ISPV2_TOP_WRAPPER_C>, <&ispcrg JH7110_ISPCLK_DVP_INV>, <&ispcrg JH7110_ISPCLK_VIN_P_AXI_WR>, <&ispcrg JH7110_ISPCLK_MIPI_RX0_PXL>, <&syscrg JH7110_SYSCLK_ISP_TOP_CORE>, <&syscrg JH7110_SYSCLK_ISP_TOP_AXI>; clock-names = "apb_func", "wrapper_clk_c", "dvp_inv", "axiwr", "mipi_rx0_pxl", "ispcore_2x", "isp_axi"; resets = <&ispcrg JH7110_ISPRST_ISPV2_TOP_WRAPPER_P>, <&ispcrg JH7110_ISPRST_ISPV2_TOP_WRAPPER_C>, <&ispcrg JH7110_ISPRST_VIN_P_AXI_RD>, <&ispcrg JH7110_ISPRST_VIN_P_AXI_WR>, <&syscrg JH7110_SYSRST_ISP_TOP>, <&syscrg JH7110_SYSRST_ISP_TOP_AXI>; reset-names = "wrapper_p", "wrapper_c", "axird", "axiwr", "isp_top_n", "isp_top_axi"; power-domains = <&pwrc JH7110_PD_ISP>; interrupts = <92>, <87>, <90>, <88>; status = "disabled"; }; voutcrg: clock-controller@295c0000 { compatible = "starfive,jh7110-voutcrg"; reg = <0x0 0x295c0000 0x0 0x10000>; clocks = <&syscrg JH7110_SYSCLK_VOUT_SRC>, <&syscrg JH7110_SYSCLK_VOUT_TOP_AHB>, <&syscrg JH7110_SYSCLK_VOUT_TOP_AXI>, <&syscrg JH7110_SYSCLK_VOUT_TOP_HDMITX0_MCLK>, <&syscrg JH7110_SYSCLK_I2STX0_BCLK>, <&hdmitx0_pixelclk>; clock-names = "vout_src", "vout_top_ahb", "vout_top_axi", "vout_top_hdmitx0_mclk", "i2stx0_bclk", "hdmitx0_pixelclk"; resets = <&syscrg JH7110_SYSRST_VOUT_TOP_SRC>; #clock-cells = <1>; #reset-cells = <1>; power-domains = <&pwrc JH7110_PD_VOUT>; }; pcie0: pcie@940000000 { compatible = "starfive,jh7110-pcie"; reg = <0x9 0x40000000 0x0 0x1000000>, <0x0 0x2b000000 0x0 0x100000>; reg-names = "cfg", "apb"; linux,pci-domain = <0>; #address-cells = <3>; #size-cells = <2>; #interrupt-cells = <1>; ranges = <0x82000000 0x0 0x30000000 0x0 0x30000000 0x0 0x08000000>, <0xc3000000 0x9 0x00000000 0x9 0x00000000 0x0 0x40000000>; interrupts = <56>; interrupt-map-mask = <0x0 0x0 0x0 0x7>; interrupt-map = <0x0 0x0 0x0 0x1 &pcie_intc0 0x1>, <0x0 0x0 0x0 0x2 &pcie_intc0 0x2>, <0x0 0x0 0x0 0x3 &pcie_intc0 0x3>, <0x0 0x0 0x0 0x4 &pcie_intc0 0x4>; msi-controller; device_type = "pci"; starfive,stg-syscon = <&stg_syscon>; bus-range = <0x0 0xff>; clocks = <&syscrg JH7110_SYSCLK_NOC_BUS_STG_AXI>, <&stgcrg JH7110_STGCLK_PCIE0_TL>, <&stgcrg JH7110_STGCLK_PCIE0_AXI_MST0>, <&stgcrg JH7110_STGCLK_PCIE0_APB>; clock-names = "noc", "tl", "axi_mst0", "apb"; resets = <&stgcrg JH7110_STGRST_PCIE0_AXI_MST0>, <&stgcrg JH7110_STGRST_PCIE0_AXI_SLV0>, <&stgcrg JH7110_STGRST_PCIE0_AXI_SLV>, <&stgcrg JH7110_STGRST_PCIE0_BRG>, <&stgcrg JH7110_STGRST_PCIE0_CORE>, <&stgcrg JH7110_STGRST_PCIE0_APB>; reset-names = "mst0", "slv0", "slv", "brg", "core", "apb"; status = "disabled"; pcie_intc0: interrupt-controller { #address-cells = <0>; #interrupt-cells = <1>; interrupt-controller; }; }; pcie1: pcie@9c0000000 { compatible = "starfive,jh7110-pcie"; reg = <0x9 0xc0000000 0x0 0x1000000>, <0x0 0x2c000000 0x0 0x100000>; reg-names = "cfg", "apb"; linux,pci-domain = <1>; #address-cells = <3>; #size-cells = <2>; #interrupt-cells = <1>; ranges = <0x82000000 0x0 0x38000000 0x0 0x38000000 0x0 0x08000000>, <0xc3000000 0x9 0x80000000 0x9 0x80000000 0x0 0x40000000>; interrupts = <57>; interrupt-map-mask = <0x0 0x0 0x0 0x7>; interrupt-map = <0x0 0x0 0x0 0x1 &pcie_intc1 0x1>, <0x0 0x0 0x0 0x2 &pcie_intc1 0x2>, <0x0 0x0 0x0 0x3 &pcie_intc1 0x3>, <0x0 0x0 0x0 0x4 &pcie_intc1 0x4>; msi-controller; device_type = "pci"; starfive,stg-syscon = <&stg_syscon>; bus-range = <0x0 0xff>; clocks = <&syscrg JH7110_SYSCLK_NOC_BUS_STG_AXI>, <&stgcrg JH7110_STGCLK_PCIE1_TL>, <&stgcrg JH7110_STGCLK_PCIE1_AXI_MST0>, <&stgcrg JH7110_STGCLK_PCIE1_APB>; clock-names = "noc", "tl", "axi_mst0", "apb"; resets = <&stgcrg JH7110_STGRST_PCIE1_AXI_MST0>, <&stgcrg JH7110_STGRST_PCIE1_AXI_SLV0>, <&stgcrg JH7110_STGRST_PCIE1_AXI_SLV>, <&stgcrg JH7110_STGRST_PCIE1_BRG>, <&stgcrg JH7110_STGRST_PCIE1_CORE>, <&stgcrg JH7110_STGRST_PCIE1_APB>; reset-names = "mst0", "slv0", "slv", "brg", "core", "apb"; status = "disabled"; pcie_intc1: interrupt-controller { #address-cells = <0>; #interrupt-cells = <1>; interrupt-controller; }; }; }; }; |