Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 | // SPDX-License-Identifier: GPL-2.0 // // Copyright (c) 2020 MediaTek Inc. #include <linux/err.h> #include <linux/init.h> #include <linux/module.h> #include <linux/platform_device.h> #include <linux/of_device.h> #include <linux/of_platform.h> #include <linux/regulator/driver.h> #include <linux/regulator/of_regulator.h> #include <linux/soc/mediatek/mtk_dvfsrc.h> #define DVFSRC_ID_VCORE 0 #define DVFSRC_ID_VSCP 1 #define MT_DVFSRC_REGULAR(match, _name, _volt_table) \ [DVFSRC_ID_##_name] = { \ .desc = { \ .name = match, \ .of_match = of_match_ptr(match), \ .ops = &dvfsrc_vcore_ops, \ .type = REGULATOR_VOLTAGE, \ .id = DVFSRC_ID_##_name, \ .owner = THIS_MODULE, \ .n_voltages = ARRAY_SIZE(_volt_table), \ .volt_table = _volt_table, \ }, \ } /* * DVFSRC regulators' information * * @desc: standard fields of regulator description. * @voltage_selector: Selector used for get_voltage_sel() and * set_voltage_sel() callbacks */ struct dvfsrc_regulator { struct regulator_desc desc; }; /* * MTK DVFSRC regulators' init data * * @size: num of regulators * @regulator_info: regulator info. */ struct dvfsrc_regulator_init_data { u32 size; struct dvfsrc_regulator *regulator_info; }; static inline struct device *to_dvfsrc_dev(struct regulator_dev *rdev) { return rdev_get_dev(rdev)->parent; } static int dvfsrc_set_voltage_sel(struct regulator_dev *rdev, unsigned int selector) { struct device *dvfsrc_dev = to_dvfsrc_dev(rdev); int id = rdev_get_id(rdev); if (id == DVFSRC_ID_VCORE) mtk_dvfsrc_send_request(dvfsrc_dev, MTK_DVFSRC_CMD_VCORE_REQUEST, selector); else if (id == DVFSRC_ID_VSCP) mtk_dvfsrc_send_request(dvfsrc_dev, MTK_DVFSRC_CMD_VSCP_REQUEST, selector); else return -EINVAL; return 0; } static int dvfsrc_get_voltage_sel(struct regulator_dev *rdev) { struct device *dvfsrc_dev = to_dvfsrc_dev(rdev); int id = rdev_get_id(rdev); int val, ret; if (id == DVFSRC_ID_VCORE) ret = mtk_dvfsrc_query_info(dvfsrc_dev, MTK_DVFSRC_CMD_VCORE_LEVEL_QUERY, &val); else if (id == DVFSRC_ID_VSCP) ret = mtk_dvfsrc_query_info(dvfsrc_dev, MTK_DVFSRC_CMD_VSCP_LEVEL_QUERY, &val); else return -EINVAL; if (ret != 0) return ret; return val; } static const struct regulator_ops dvfsrc_vcore_ops = { .list_voltage = regulator_list_voltage_table, .get_voltage_sel = dvfsrc_get_voltage_sel, .set_voltage_sel = dvfsrc_set_voltage_sel, }; static const unsigned int mt8183_voltages[] = { 725000, 800000, }; static struct dvfsrc_regulator mt8183_regulators[] = { MT_DVFSRC_REGULAR("dvfsrc-vcore", VCORE, mt8183_voltages), }; static const struct dvfsrc_regulator_init_data regulator_mt8183_data = { .size = ARRAY_SIZE(mt8183_regulators), .regulator_info = &mt8183_regulators[0], }; static const unsigned int mt6873_voltages[] = { 575000, 600000, 650000, 725000, }; static struct dvfsrc_regulator mt6873_regulators[] = { MT_DVFSRC_REGULAR("dvfsrc-vcore", VCORE, mt6873_voltages), MT_DVFSRC_REGULAR("dvfsrc-vscp", VSCP, mt6873_voltages), }; static const struct dvfsrc_regulator_init_data regulator_mt6873_data = { .size = ARRAY_SIZE(mt6873_regulators), .regulator_info = &mt6873_regulators[0], }; static const struct of_device_id mtk_dvfsrc_regulator_match[] = { { .compatible = "mediatek,mt8183-dvfsrc", .data = ®ulator_mt8183_data, }, { .compatible = "mediatek,mt8192-dvfsrc", .data = ®ulator_mt6873_data, }, { .compatible = "mediatek,mt6873-dvfsrc", .data = ®ulator_mt6873_data, }, { /* sentinel */ }, }; MODULE_DEVICE_TABLE(of, mtk_dvfsrc_regulator_match); static int dvfsrc_vcore_regulator_probe(struct platform_device *pdev) { const struct of_device_id *match; struct device *dev = &pdev->dev; struct regulator_config config = { }; struct regulator_dev *rdev; const struct dvfsrc_regulator_init_data *regulator_init_data; struct dvfsrc_regulator *mt_regulators; int i; match = of_match_node(mtk_dvfsrc_regulator_match, dev->parent->of_node); if (!match) { dev_err(dev, "invalid compatible string\n"); return -ENODEV; } regulator_init_data = match->data; mt_regulators = regulator_init_data->regulator_info; for (i = 0; i < regulator_init_data->size; i++) { config.dev = dev->parent; config.driver_data = (mt_regulators + i); rdev = devm_regulator_register(dev, &(mt_regulators + i)->desc, &config); if (IS_ERR(rdev)) { dev_err(dev, "failed to register %s\n", (mt_regulators + i)->desc.name); return PTR_ERR(rdev); } } return 0; } static struct platform_driver mtk_dvfsrc_regulator_driver = { .driver = { .name = "mtk-dvfsrc-regulator", }, .probe = dvfsrc_vcore_regulator_probe, }; static int __init mtk_dvfsrc_regulator_init(void) { return platform_driver_register(&mtk_dvfsrc_regulator_driver); } subsys_initcall(mtk_dvfsrc_regulator_init); static void __exit mtk_dvfsrc_regulator_exit(void) { platform_driver_unregister(&mtk_dvfsrc_regulator_driver); } module_exit(mtk_dvfsrc_regulator_exit); MODULE_AUTHOR("Arvin wang <arvin.wang@mediatek.com>"); MODULE_LICENSE("GPL v2"); |