Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597 3598 3599 3600 3601 3602 3603 3604 3605 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693 3694 3695 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709 3710 3711 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725 3726 3727 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 3742 3743 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757 3758 3759 3760 3761 3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772 3773 3774 3775 3776 3777 3778 3779 3780 3781 3782 3783 3784 3785 3786 3787 3788 3789 3790 3791 3792 3793 3794 3795 3796 3797 3798 3799 3800 3801 3802 3803 3804 3805 3806 3807 3808 3809 3810 3811 3812 3813 3814 3815 3816 3817 3818 3819 3820 3821 3822 3823 3824 3825 3826 3827 3828 3829 3830 3831 3832 3833 3834 3835 3836 3837 3838 3839 3840 3841 3842 3843 3844 3845 3846 3847 3848 3849 3850 3851 3852 3853 3854 3855 3856 3857 3858 3859 3860 3861 3862 3863 3864 3865 3866 3867 3868 3869 3870 3871 3872 3873 3874 3875 3876 3877 3878 3879 3880 3881 3882 3883 3884 3885 3886 3887 3888 3889 3890 3891 3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907 3908 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4014 4015 4016 4017 4018 4019 4020 4021 4022 4023 4024 4025 4026 4027 4028 4029 4030 4031 4032 4033 4034 4035 4036 4037 4038 4039 4040 4041 4042 4043 4044 4045 4046 4047 4048 4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060 4061 4062 4063 4064 4065 4066 4067 4068 4069 4070 4071 4072 4073 4074 4075 4076 4077 4078 4079 4080 4081 4082 4083 4084 4085 4086 4087 4088 4089 4090 4091 4092 4093 4094 4095 4096 4097 4098 4099 4100 4101 4102 4103 4104 4105 4106 4107 4108 4109 4110 4111 4112 4113 4114 4115 4116 4117 4118 4119 4120 4121 4122 4123 4124 4125 4126 4127 4128 4129 4130 4131 4132 4133 4134 4135 4136 4137 4138 4139 4140 4141 4142 4143 4144 4145 4146 4147 4148 4149 4150 4151 4152 4153 4154 4155 4156 4157 4158 4159 4160 4161 4162 4163 4164 4165 4166 4167 4168 4169 4170 4171 4172 4173 4174 4175 4176 4177 4178 4179 4180 4181 4182 4183 4184 4185 4186 4187 4188 4189 4190 4191 4192 4193 4194 4195 4196 4197 4198 4199 4200 4201 4202 4203 4204 4205 4206 4207 4208 4209 4210 4211 4212 4213 4214 4215 4216 4217 4218 4219 4220 4221 4222 4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241 4242 4243 4244 4245 4246 4247 4248 4249 4250 4251 4252 4253 4254 4255 4256 4257 4258 4259 4260 4261 4262 4263 4264 4265 4266 4267 4268 4269 4270 4271 4272 4273 4274 4275 4276 4277 4278 4279 4280 4281 4282 4283 4284 4285 4286 4287 4288 4289 4290 4291 4292 4293 4294 4295 4296 4297 4298 4299 4300 4301 4302 4303 4304 4305 4306 4307 4308 4309 4310 4311 4312 4313 4314 4315 4316 4317 4318 4319 4320 4321 4322 4323 4324 4325 4326 4327 4328 4329 4330 4331 4332 4333 4334 4335 4336 4337 4338 4339 4340 4341 4342 4343 4344 4345 4346 4347 4348 4349 4350 4351 4352 4353 4354 4355 4356 4357 4358 4359 4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384 4385 4386 4387 4388 4389 4390 4391 4392 4393 4394 4395 4396 4397 4398 4399 4400 4401 4402 4403 4404 4405 4406 4407 4408 4409 4410 4411 4412 4413 4414 4415 4416 4417 4418 4419 4420 4421 4422 4423 4424 4425 4426 4427 4428 4429 4430 4431 4432 4433 4434 4435 4436 4437 4438 4439 4440 4441 4442 4443 4444 4445 4446 4447 4448 4449 4450 4451 4452 4453 4454 4455 4456 4457 4458 4459 4460 4461 4462 4463 4464 4465 4466 4467 4468 4469 4470 4471 4472 4473 4474 4475 4476 4477 4478 4479 4480 4481 4482 4483 4484 4485 4486 4487 4488 4489 4490 4491 4492 4493 4494 4495 4496 4497 4498 4499 4500 4501 4502 4503 4504 4505 4506 4507 4508 4509 4510 4511 4512 4513 4514 4515 4516 4517 4518 4519 4520 4521 4522 4523 4524 4525 4526 4527 4528 4529 4530 4531 4532 4533 4534 4535 4536 4537 4538 4539 4540 4541 4542 4543 4544 4545 4546 4547 4548 4549 4550 4551 4552 4553 4554 4555 4556 4557 4558 4559 4560 4561 4562 4563 4564 4565 4566 4567 4568 4569 4570 4571 4572 4573 4574 4575 4576 4577 4578 4579 4580 4581 4582 4583 4584 4585 4586 4587 4588 4589 4590 4591 4592 4593 4594 4595 4596 4597 4598 4599 4600 4601 4602 4603 4604 4605 4606 4607 4608 4609 4610 4611 4612 4613 4614 4615 4616 4617 4618 4619 4620 4621 4622 4623 4624 4625 4626 4627 4628 4629 4630 4631 4632 4633 4634 4635 4636 4637 | /* * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. * * HPE UV MMR definitions * * (C) Copyright 2020 Hewlett Packard Enterprise Development LP * Copyright (C) 2007-2016 Silicon Graphics, Inc. All rights reserved. */ #ifndef _ASM_X86_UV_UV_MMRS_H #define _ASM_X86_UV_UV_MMRS_H /* * This file contains MMR definitions for all UV hubs types. * * To minimize coding differences between hub types, the symbols are * grouped by architecture types. * * UVH - definitions common to all UV hub types. * UVXH - definitions common to UVX class (2, 3, 4). * UVYH - definitions common to UVY class (5). * UV5H - definitions specific to UV type 5 hub. * UV4AH - definitions specific to UV type 4A hub. * UV4H - definitions specific to UV type 4 hub. * UV3H - definitions specific to UV type 3 hub. * UV2H - definitions specific to UV type 2 hub. * * If the MMR exists on all hub types but have different addresses, * use a conditional operator to define the value at runtime. Any * that are not defined are blank. * (UV4A variations only generated if different from uv4) * #define UVHxxx ( * is_uv(UV5) ? UV5Hxxx value : * is_uv(UV4A) ? UV4AHxxx value : * is_uv(UV4) ? UV4Hxxx value : * is_uv(UV3) ? UV3Hxxx value : * is_uv(UV2) ? UV2Hxxx value : * <ucv> or <undef value>) * * Class UVX has UVs (2|3|4|4A). * Class UVY has UVs (5). * * union uvh_xxx { * unsigned long v; * struct uvh_xxx_s { # Common fields only * } s; * struct uv5h_xxx_s { # Full UV5 definition (*) * } s5; * struct uv4ah_xxx_s { # Full UV4A definition (*) * } s4a; * struct uv4h_xxx_s { # Full UV4 definition (*) * } s4; * struct uv3h_xxx_s { # Full UV3 definition (*) * } s3; * struct uv2h_xxx_s { # Full UV2 definition (*) * } s2; * }; * (* - if present and different than the common struct) * * Only essential differences are enumerated. For example, if the address is * the same for all UV's, only a single #define is generated. Likewise, * if the contents is the same for all hubs, only the "s" structure is * generated. * * (GEN Flags: undefs=function) */ /* UV bit masks */ #define UV2 (1 << 0) #define UV3 (1 << 1) #define UV4 (1 << 2) #define UV4A (1 << 3) #define UV5 (1 << 4) #define UVX (UV2|UV3|UV4) #define UVY (UV5) #define UV_ANY (~0) #define UV_MMR_ENABLE (1UL << 63) #define UV1_HUB_PART_NUMBER 0x88a5 #define UV2_HUB_PART_NUMBER 0x8eb8 #define UV2_HUB_PART_NUMBER_X 0x1111 #define UV3_HUB_PART_NUMBER 0x9578 #define UV3_HUB_PART_NUMBER_X 0x4321 #define UV4_HUB_PART_NUMBER 0x99a1 #define UV5_HUB_PART_NUMBER 0xa171 /* Error function to catch undefined references */ extern unsigned long uv_undefined(char *str); /* ========================================================================= */ /* UVH_EVENT_OCCURRED0 */ /* ========================================================================= */ #define UVH_EVENT_OCCURRED0 0x70000UL /* UVH common defines*/ #define UVH_EVENT_OCCURRED0_LB_HCERR_SHFT 0 #define UVH_EVENT_OCCURRED0_LB_HCERR_MASK 0x0000000000000001UL /* UVXH common defines */ #define UVXH_EVENT_OCCURRED0_RH_HCERR_SHFT 2 #define UVXH_EVENT_OCCURRED0_RH_HCERR_MASK 0x0000000000000004UL #define UVXH_EVENT_OCCURRED0_LH0_HCERR_SHFT 3 #define UVXH_EVENT_OCCURRED0_LH0_HCERR_MASK 0x0000000000000008UL #define UVXH_EVENT_OCCURRED0_LH1_HCERR_SHFT 4 #define UVXH_EVENT_OCCURRED0_LH1_HCERR_MASK 0x0000000000000010UL #define UVXH_EVENT_OCCURRED0_GR0_HCERR_SHFT 5 #define UVXH_EVENT_OCCURRED0_GR0_HCERR_MASK 0x0000000000000020UL #define UVXH_EVENT_OCCURRED0_GR1_HCERR_SHFT 6 #define UVXH_EVENT_OCCURRED0_GR1_HCERR_MASK 0x0000000000000040UL #define UVXH_EVENT_OCCURRED0_NI0_HCERR_SHFT 7 #define UVXH_EVENT_OCCURRED0_NI0_HCERR_MASK 0x0000000000000080UL #define UVXH_EVENT_OCCURRED0_NI1_HCERR_SHFT 8 #define UVXH_EVENT_OCCURRED0_NI1_HCERR_MASK 0x0000000000000100UL #define UVXH_EVENT_OCCURRED0_LB_AOERR0_SHFT 9 #define UVXH_EVENT_OCCURRED0_LB_AOERR0_MASK 0x0000000000000200UL #define UVXH_EVENT_OCCURRED0_RH_AOERR0_SHFT 11 #define UVXH_EVENT_OCCURRED0_RH_AOERR0_MASK 0x0000000000000800UL #define UVXH_EVENT_OCCURRED0_LH0_AOERR0_SHFT 12 #define UVXH_EVENT_OCCURRED0_LH0_AOERR0_MASK 0x0000000000001000UL #define UVXH_EVENT_OCCURRED0_LH1_AOERR0_SHFT 13 #define UVXH_EVENT_OCCURRED0_LH1_AOERR0_MASK 0x0000000000002000UL #define UVXH_EVENT_OCCURRED0_GR0_AOERR0_SHFT 14 #define UVXH_EVENT_OCCURRED0_GR0_AOERR0_MASK 0x0000000000004000UL #define UVXH_EVENT_OCCURRED0_GR1_AOERR0_SHFT 15 #define UVXH_EVENT_OCCURRED0_GR1_AOERR0_MASK 0x0000000000008000UL #define UVXH_EVENT_OCCURRED0_XB_AOERR0_SHFT 16 #define UVXH_EVENT_OCCURRED0_XB_AOERR0_MASK 0x0000000000010000UL /* UVYH common defines */ #define UVYH_EVENT_OCCURRED0_KT_HCERR_SHFT 1 #define UVYH_EVENT_OCCURRED0_KT_HCERR_MASK 0x0000000000000002UL #define UVYH_EVENT_OCCURRED0_RH0_HCERR_SHFT 2 #define UVYH_EVENT_OCCURRED0_RH0_HCERR_MASK 0x0000000000000004UL #define UVYH_EVENT_OCCURRED0_RH1_HCERR_SHFT 3 #define UVYH_EVENT_OCCURRED0_RH1_HCERR_MASK 0x0000000000000008UL #define UVYH_EVENT_OCCURRED0_LH0_HCERR_SHFT 4 #define UVYH_EVENT_OCCURRED0_LH0_HCERR_MASK 0x0000000000000010UL #define UVYH_EVENT_OCCURRED0_LH1_HCERR_SHFT 5 #define UVYH_EVENT_OCCURRED0_LH1_HCERR_MASK 0x0000000000000020UL #define UVYH_EVENT_OCCURRED0_LH2_HCERR_SHFT 6 #define UVYH_EVENT_OCCURRED0_LH2_HCERR_MASK 0x0000000000000040UL #define UVYH_EVENT_OCCURRED0_LH3_HCERR_SHFT 7 #define UVYH_EVENT_OCCURRED0_LH3_HCERR_MASK 0x0000000000000080UL #define UVYH_EVENT_OCCURRED0_XB_HCERR_SHFT 8 #define UVYH_EVENT_OCCURRED0_XB_HCERR_MASK 0x0000000000000100UL #define UVYH_EVENT_OCCURRED0_RDM_HCERR_SHFT 9 #define UVYH_EVENT_OCCURRED0_RDM_HCERR_MASK 0x0000000000000200UL #define UVYH_EVENT_OCCURRED0_NI0_HCERR_SHFT 10 #define UVYH_EVENT_OCCURRED0_NI0_HCERR_MASK 0x0000000000000400UL #define UVYH_EVENT_OCCURRED0_NI1_HCERR_SHFT 11 #define UVYH_EVENT_OCCURRED0_NI1_HCERR_MASK 0x0000000000000800UL #define UVYH_EVENT_OCCURRED0_LB_AOERR0_SHFT 12 #define UVYH_EVENT_OCCURRED0_LB_AOERR0_MASK 0x0000000000001000UL #define UVYH_EVENT_OCCURRED0_KT_AOERR0_SHFT 13 #define UVYH_EVENT_OCCURRED0_KT_AOERR0_MASK 0x0000000000002000UL #define UVYH_EVENT_OCCURRED0_RH0_AOERR0_SHFT 14 #define UVYH_EVENT_OCCURRED0_RH0_AOERR0_MASK 0x0000000000004000UL #define UVYH_EVENT_OCCURRED0_RH1_AOERR0_SHFT 15 #define UVYH_EVENT_OCCURRED0_RH1_AOERR0_MASK 0x0000000000008000UL #define UVYH_EVENT_OCCURRED0_LH0_AOERR0_SHFT 16 #define UVYH_EVENT_OCCURRED0_LH0_AOERR0_MASK 0x0000000000010000UL #define UVYH_EVENT_OCCURRED0_LH1_AOERR0_SHFT 17 #define UVYH_EVENT_OCCURRED0_LH1_AOERR0_MASK 0x0000000000020000UL #define UVYH_EVENT_OCCURRED0_LH2_AOERR0_SHFT 18 #define UVYH_EVENT_OCCURRED0_LH2_AOERR0_MASK 0x0000000000040000UL #define UVYH_EVENT_OCCURRED0_LH3_AOERR0_SHFT 19 #define UVYH_EVENT_OCCURRED0_LH3_AOERR0_MASK 0x0000000000080000UL #define UVYH_EVENT_OCCURRED0_XB_AOERR0_SHFT 20 #define UVYH_EVENT_OCCURRED0_XB_AOERR0_MASK 0x0000000000100000UL #define UVYH_EVENT_OCCURRED0_RDM_AOERR0_SHFT 21 #define UVYH_EVENT_OCCURRED0_RDM_AOERR0_MASK 0x0000000000200000UL #define UVYH_EVENT_OCCURRED0_RT0_AOERR0_SHFT 22 #define UVYH_EVENT_OCCURRED0_RT0_AOERR0_MASK 0x0000000000400000UL #define UVYH_EVENT_OCCURRED0_RT1_AOERR0_SHFT 23 #define UVYH_EVENT_OCCURRED0_RT1_AOERR0_MASK 0x0000000000800000UL #define UVYH_EVENT_OCCURRED0_NI0_AOERR0_SHFT 24 #define UVYH_EVENT_OCCURRED0_NI0_AOERR0_MASK 0x0000000001000000UL #define UVYH_EVENT_OCCURRED0_NI1_AOERR0_SHFT 25 #define UVYH_EVENT_OCCURRED0_NI1_AOERR0_MASK 0x0000000002000000UL #define UVYH_EVENT_OCCURRED0_LB_AOERR1_SHFT 26 #define UVYH_EVENT_OCCURRED0_LB_AOERR1_MASK 0x0000000004000000UL #define UVYH_EVENT_OCCURRED0_KT_AOERR1_SHFT 27 #define UVYH_EVENT_OCCURRED0_KT_AOERR1_MASK 0x0000000008000000UL #define UVYH_EVENT_OCCURRED0_RH0_AOERR1_SHFT 28 #define UVYH_EVENT_OCCURRED0_RH0_AOERR1_MASK 0x0000000010000000UL #define UVYH_EVENT_OCCURRED0_RH1_AOERR1_SHFT 29 #define UVYH_EVENT_OCCURRED0_RH1_AOERR1_MASK 0x0000000020000000UL #define UVYH_EVENT_OCCURRED0_LH0_AOERR1_SHFT 30 #define UVYH_EVENT_OCCURRED0_LH0_AOERR1_MASK 0x0000000040000000UL #define UVYH_EVENT_OCCURRED0_LH1_AOERR1_SHFT 31 #define UVYH_EVENT_OCCURRED0_LH1_AOERR1_MASK 0x0000000080000000UL #define UVYH_EVENT_OCCURRED0_LH2_AOERR1_SHFT 32 #define UVYH_EVENT_OCCURRED0_LH2_AOERR1_MASK 0x0000000100000000UL #define UVYH_EVENT_OCCURRED0_LH3_AOERR1_SHFT 33 #define UVYH_EVENT_OCCURRED0_LH3_AOERR1_MASK 0x0000000200000000UL #define UVYH_EVENT_OCCURRED0_XB_AOERR1_SHFT 34 #define UVYH_EVENT_OCCURRED0_XB_AOERR1_MASK 0x0000000400000000UL #define UVYH_EVENT_OCCURRED0_RDM_AOERR1_SHFT 35 #define UVYH_EVENT_OCCURRED0_RDM_AOERR1_MASK 0x0000000800000000UL #define UVYH_EVENT_OCCURRED0_RT0_AOERR1_SHFT 36 #define UVYH_EVENT_OCCURRED0_RT0_AOERR1_MASK 0x0000001000000000UL #define UVYH_EVENT_OCCURRED0_RT1_AOERR1_SHFT 37 #define UVYH_EVENT_OCCURRED0_RT1_AOERR1_MASK 0x0000002000000000UL #define UVYH_EVENT_OCCURRED0_NI0_AOERR1_SHFT 38 #define UVYH_EVENT_OCCURRED0_NI0_AOERR1_MASK 0x0000004000000000UL #define UVYH_EVENT_OCCURRED0_NI1_AOERR1_SHFT 39 #define UVYH_EVENT_OCCURRED0_NI1_AOERR1_MASK 0x0000008000000000UL #define UVYH_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_SHFT 40 #define UVYH_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_MASK 0x0000010000000000UL #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_0_SHFT 41 #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_0_MASK 0x0000020000000000UL #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_1_SHFT 42 #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_1_MASK 0x0000040000000000UL #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_2_SHFT 43 #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_2_MASK 0x0000080000000000UL #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_3_SHFT 44 #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_3_MASK 0x0000100000000000UL #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_4_SHFT 45 #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_4_MASK 0x0000200000000000UL #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_5_SHFT 46 #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_5_MASK 0x0000400000000000UL #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_6_SHFT 47 #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_6_MASK 0x0000800000000000UL #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_7_SHFT 48 #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_7_MASK 0x0001000000000000UL #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_8_SHFT 49 #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_8_MASK 0x0002000000000000UL #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_9_SHFT 50 #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_9_MASK 0x0004000000000000UL #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_10_SHFT 51 #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_10_MASK 0x0008000000000000UL #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_11_SHFT 52 #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_11_MASK 0x0010000000000000UL #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_12_SHFT 53 #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_12_MASK 0x0020000000000000UL #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_13_SHFT 54 #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_13_MASK 0x0040000000000000UL #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_14_SHFT 55 #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_14_MASK 0x0080000000000000UL #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_15_SHFT 56 #define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_15_MASK 0x0100000000000000UL #define UVYH_EVENT_OCCURRED0_L1_NMI_INT_SHFT 57 #define UVYH_EVENT_OCCURRED0_L1_NMI_INT_MASK 0x0200000000000000UL #define UVYH_EVENT_OCCURRED0_STOP_CLOCK_SHFT 58 #define UVYH_EVENT_OCCURRED0_STOP_CLOCK_MASK 0x0400000000000000UL #define UVYH_EVENT_OCCURRED0_ASIC_TO_L1_SHFT 59 #define UVYH_EVENT_OCCURRED0_ASIC_TO_L1_MASK 0x0800000000000000UL #define UVYH_EVENT_OCCURRED0_L1_TO_ASIC_SHFT 60 #define UVYH_EVENT_OCCURRED0_L1_TO_ASIC_MASK 0x1000000000000000UL #define UVYH_EVENT_OCCURRED0_LA_SEQ_TRIGGER_SHFT 61 #define UVYH_EVENT_OCCURRED0_LA_SEQ_TRIGGER_MASK 0x2000000000000000UL /* UV4 unique defines */ #define UV4H_EVENT_OCCURRED0_KT_HCERR_SHFT 1 #define UV4H_EVENT_OCCURRED0_KT_HCERR_MASK 0x0000000000000002UL #define UV4H_EVENT_OCCURRED0_KT_AOERR0_SHFT 10 #define UV4H_EVENT_OCCURRED0_KT_AOERR0_MASK 0x0000000000000400UL #define UV4H_EVENT_OCCURRED0_RTQ0_AOERR0_SHFT 17 #define UV4H_EVENT_OCCURRED0_RTQ0_AOERR0_MASK 0x0000000000020000UL #define UV4H_EVENT_OCCURRED0_RTQ1_AOERR0_SHFT 18 #define UV4H_EVENT_OCCURRED0_RTQ1_AOERR0_MASK 0x0000000000040000UL #define UV4H_EVENT_OCCURRED0_RTQ2_AOERR0_SHFT 19 #define UV4H_EVENT_OCCURRED0_RTQ2_AOERR0_MASK 0x0000000000080000UL #define UV4H_EVENT_OCCURRED0_RTQ3_AOERR0_SHFT 20 #define UV4H_EVENT_OCCURRED0_RTQ3_AOERR0_MASK 0x0000000000100000UL #define UV4H_EVENT_OCCURRED0_NI0_AOERR0_SHFT 21 #define UV4H_EVENT_OCCURRED0_NI0_AOERR0_MASK 0x0000000000200000UL #define UV4H_EVENT_OCCURRED0_NI1_AOERR0_SHFT 22 #define UV4H_EVENT_OCCURRED0_NI1_AOERR0_MASK 0x0000000000400000UL #define UV4H_EVENT_OCCURRED0_LB_AOERR1_SHFT 23 #define UV4H_EVENT_OCCURRED0_LB_AOERR1_MASK 0x0000000000800000UL #define UV4H_EVENT_OCCURRED0_KT_AOERR1_SHFT 24 #define UV4H_EVENT_OCCURRED0_KT_AOERR1_MASK 0x0000000001000000UL #define UV4H_EVENT_OCCURRED0_RH_AOERR1_SHFT 25 #define UV4H_EVENT_OCCURRED0_RH_AOERR1_MASK 0x0000000002000000UL #define UV4H_EVENT_OCCURRED0_LH0_AOERR1_SHFT 26 #define UV4H_EVENT_OCCURRED0_LH0_AOERR1_MASK 0x0000000004000000UL #define UV4H_EVENT_OCCURRED0_LH1_AOERR1_SHFT 27 #define UV4H_EVENT_OCCURRED0_LH1_AOERR1_MASK 0x0000000008000000UL #define UV4H_EVENT_OCCURRED0_GR0_AOERR1_SHFT 28 #define UV4H_EVENT_OCCURRED0_GR0_AOERR1_MASK 0x0000000010000000UL #define UV4H_EVENT_OCCURRED0_GR1_AOERR1_SHFT 29 #define UV4H_EVENT_OCCURRED0_GR1_AOERR1_MASK 0x0000000020000000UL #define UV4H_EVENT_OCCURRED0_XB_AOERR1_SHFT 30 #define UV4H_EVENT_OCCURRED0_XB_AOERR1_MASK 0x0000000040000000UL #define UV4H_EVENT_OCCURRED0_RTQ0_AOERR1_SHFT 31 #define UV4H_EVENT_OCCURRED0_RTQ0_AOERR1_MASK 0x0000000080000000UL #define UV4H_EVENT_OCCURRED0_RTQ1_AOERR1_SHFT 32 #define UV4H_EVENT_OCCURRED0_RTQ1_AOERR1_MASK 0x0000000100000000UL #define UV4H_EVENT_OCCURRED0_RTQ2_AOERR1_SHFT 33 #define UV4H_EVENT_OCCURRED0_RTQ2_AOERR1_MASK 0x0000000200000000UL #define UV4H_EVENT_OCCURRED0_RTQ3_AOERR1_SHFT 34 #define UV4H_EVENT_OCCURRED0_RTQ3_AOERR1_MASK 0x0000000400000000UL #define UV4H_EVENT_OCCURRED0_NI0_AOERR1_SHFT 35 #define UV4H_EVENT_OCCURRED0_NI0_AOERR1_MASK 0x0000000800000000UL #define UV4H_EVENT_OCCURRED0_NI1_AOERR1_SHFT 36 #define UV4H_EVENT_OCCURRED0_NI1_AOERR1_MASK 0x0000001000000000UL #define UV4H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_SHFT 37 #define UV4H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_MASK 0x0000002000000000UL #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_0_SHFT 38 #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_0_MASK 0x0000004000000000UL #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_1_SHFT 39 #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_1_MASK 0x0000008000000000UL #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_2_SHFT 40 #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_2_MASK 0x0000010000000000UL #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_3_SHFT 41 #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_3_MASK 0x0000020000000000UL #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_4_SHFT 42 #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_4_MASK 0x0000040000000000UL #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_5_SHFT 43 #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_5_MASK 0x0000080000000000UL #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_6_SHFT 44 #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_6_MASK 0x0000100000000000UL #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_7_SHFT 45 #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_7_MASK 0x0000200000000000UL #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_8_SHFT 46 #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_8_MASK 0x0000400000000000UL #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_9_SHFT 47 #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_9_MASK 0x0000800000000000UL #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_10_SHFT 48 #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_10_MASK 0x0001000000000000UL #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_11_SHFT 49 #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_11_MASK 0x0002000000000000UL #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_12_SHFT 50 #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_12_MASK 0x0004000000000000UL #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_13_SHFT 51 #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_13_MASK 0x0008000000000000UL #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_14_SHFT 52 #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_14_MASK 0x0010000000000000UL #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_15_SHFT 53 #define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_15_MASK 0x0020000000000000UL #define UV4H_EVENT_OCCURRED0_L1_NMI_INT_SHFT 54 #define UV4H_EVENT_OCCURRED0_L1_NMI_INT_MASK 0x0040000000000000UL #define UV4H_EVENT_OCCURRED0_STOP_CLOCK_SHFT 55 #define UV4H_EVENT_OCCURRED0_STOP_CLOCK_MASK 0x0080000000000000UL #define UV4H_EVENT_OCCURRED0_ASIC_TO_L1_SHFT 56 #define UV4H_EVENT_OCCURRED0_ASIC_TO_L1_MASK 0x0100000000000000UL #define UV4H_EVENT_OCCURRED0_L1_TO_ASIC_SHFT 57 #define UV4H_EVENT_OCCURRED0_L1_TO_ASIC_MASK 0x0200000000000000UL #define UV4H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_SHFT 58 #define UV4H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_MASK 0x0400000000000000UL #define UV4H_EVENT_OCCURRED0_IPI_INT_SHFT 59 #define UV4H_EVENT_OCCURRED0_IPI_INT_MASK 0x0800000000000000UL #define UV4H_EVENT_OCCURRED0_EXTIO_INT0_SHFT 60 #define UV4H_EVENT_OCCURRED0_EXTIO_INT0_MASK 0x1000000000000000UL #define UV4H_EVENT_OCCURRED0_EXTIO_INT1_SHFT 61 #define UV4H_EVENT_OCCURRED0_EXTIO_INT1_MASK 0x2000000000000000UL #define UV4H_EVENT_OCCURRED0_EXTIO_INT2_SHFT 62 #define UV4H_EVENT_OCCURRED0_EXTIO_INT2_MASK 0x4000000000000000UL #define UV4H_EVENT_OCCURRED0_EXTIO_INT3_SHFT 63 #define UV4H_EVENT_OCCURRED0_EXTIO_INT3_MASK 0x8000000000000000UL /* UV3 unique defines */ #define UV3H_EVENT_OCCURRED0_QP_HCERR_SHFT 1 #define UV3H_EVENT_OCCURRED0_QP_HCERR_MASK 0x0000000000000002UL #define UV3H_EVENT_OCCURRED0_QP_AOERR0_SHFT 10 #define UV3H_EVENT_OCCURRED0_QP_AOERR0_MASK 0x0000000000000400UL #define UV3H_EVENT_OCCURRED0_RT_AOERR0_SHFT 17 #define UV3H_EVENT_OCCURRED0_RT_AOERR0_MASK 0x0000000000020000UL #define UV3H_EVENT_OCCURRED0_NI0_AOERR0_SHFT 18 #define UV3H_EVENT_OCCURRED0_NI0_AOERR0_MASK 0x0000000000040000UL #define UV3H_EVENT_OCCURRED0_NI1_AOERR0_SHFT 19 #define UV3H_EVENT_OCCURRED0_NI1_AOERR0_MASK 0x0000000000080000UL #define UV3H_EVENT_OCCURRED0_LB_AOERR1_SHFT 20 #define UV3H_EVENT_OCCURRED0_LB_AOERR1_MASK 0x0000000000100000UL #define UV3H_EVENT_OCCURRED0_QP_AOERR1_SHFT 21 #define UV3H_EVENT_OCCURRED0_QP_AOERR1_MASK 0x0000000000200000UL #define UV3H_EVENT_OCCURRED0_RH_AOERR1_SHFT 22 #define UV3H_EVENT_OCCURRED0_RH_AOERR1_MASK 0x0000000000400000UL #define UV3H_EVENT_OCCURRED0_LH0_AOERR1_SHFT 23 #define UV3H_EVENT_OCCURRED0_LH0_AOERR1_MASK 0x0000000000800000UL #define UV3H_EVENT_OCCURRED0_LH1_AOERR1_SHFT 24 #define UV3H_EVENT_OCCURRED0_LH1_AOERR1_MASK 0x0000000001000000UL #define UV3H_EVENT_OCCURRED0_GR0_AOERR1_SHFT 25 #define UV3H_EVENT_OCCURRED0_GR0_AOERR1_MASK 0x0000000002000000UL #define UV3H_EVENT_OCCURRED0_GR1_AOERR1_SHFT 26 #define UV3H_EVENT_OCCURRED0_GR1_AOERR1_MASK 0x0000000004000000UL #define UV3H_EVENT_OCCURRED0_XB_AOERR1_SHFT 27 #define UV3H_EVENT_OCCURRED0_XB_AOERR1_MASK 0x0000000008000000UL #define UV3H_EVENT_OCCURRED0_RT_AOERR1_SHFT 28 #define UV3H_EVENT_OCCURRED0_RT_AOERR1_MASK 0x0000000010000000UL #define UV3H_EVENT_OCCURRED0_NI0_AOERR1_SHFT 29 #define UV3H_EVENT_OCCURRED0_NI0_AOERR1_MASK 0x0000000020000000UL #define UV3H_EVENT_OCCURRED0_NI1_AOERR1_SHFT 30 #define UV3H_EVENT_OCCURRED0_NI1_AOERR1_MASK 0x0000000040000000UL #define UV3H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_SHFT 31 #define UV3H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_MASK 0x0000000080000000UL #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_0_SHFT 32 #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_0_MASK 0x0000000100000000UL #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_1_SHFT 33 #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_1_MASK 0x0000000200000000UL #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_2_SHFT 34 #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_2_MASK 0x0000000400000000UL #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_3_SHFT 35 #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_3_MASK 0x0000000800000000UL #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_4_SHFT 36 #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_4_MASK 0x0000001000000000UL #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_5_SHFT 37 #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_5_MASK 0x0000002000000000UL #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_6_SHFT 38 #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_6_MASK 0x0000004000000000UL #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_7_SHFT 39 #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_7_MASK 0x0000008000000000UL #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_8_SHFT 40 #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_8_MASK 0x0000010000000000UL #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_9_SHFT 41 #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_9_MASK 0x0000020000000000UL #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_10_SHFT 42 #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_10_MASK 0x0000040000000000UL #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_11_SHFT 43 #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_11_MASK 0x0000080000000000UL #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_12_SHFT 44 #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_12_MASK 0x0000100000000000UL #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_13_SHFT 45 #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_13_MASK 0x0000200000000000UL #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_14_SHFT 46 #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_14_MASK 0x0000400000000000UL #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_15_SHFT 47 #define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_15_MASK 0x0000800000000000UL #define UV3H_EVENT_OCCURRED0_L1_NMI_INT_SHFT 48 #define UV3H_EVENT_OCCURRED0_L1_NMI_INT_MASK 0x0001000000000000UL #define UV3H_EVENT_OCCURRED0_STOP_CLOCK_SHFT 49 #define UV3H_EVENT_OCCURRED0_STOP_CLOCK_MASK 0x0002000000000000UL #define UV3H_EVENT_OCCURRED0_ASIC_TO_L1_SHFT 50 #define UV3H_EVENT_OCCURRED0_ASIC_TO_L1_MASK 0x0004000000000000UL #define UV3H_EVENT_OCCURRED0_L1_TO_ASIC_SHFT 51 #define UV3H_EVENT_OCCURRED0_L1_TO_ASIC_MASK 0x0008000000000000UL #define UV3H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_SHFT 52 #define UV3H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_MASK 0x0010000000000000UL #define UV3H_EVENT_OCCURRED0_IPI_INT_SHFT 53 #define UV3H_EVENT_OCCURRED0_IPI_INT_MASK 0x0020000000000000UL #define UV3H_EVENT_OCCURRED0_EXTIO_INT0_SHFT 54 #define UV3H_EVENT_OCCURRED0_EXTIO_INT0_MASK 0x0040000000000000UL #define UV3H_EVENT_OCCURRED0_EXTIO_INT1_SHFT 55 #define UV3H_EVENT_OCCURRED0_EXTIO_INT1_MASK 0x0080000000000000UL #define UV3H_EVENT_OCCURRED0_EXTIO_INT2_SHFT 56 #define UV3H_EVENT_OCCURRED0_EXTIO_INT2_MASK 0x0100000000000000UL #define UV3H_EVENT_OCCURRED0_EXTIO_INT3_SHFT 57 #define UV3H_EVENT_OCCURRED0_EXTIO_INT3_MASK 0x0200000000000000UL #define UV3H_EVENT_OCCURRED0_PROFILE_INT_SHFT 58 #define UV3H_EVENT_OCCURRED0_PROFILE_INT_MASK 0x0400000000000000UL /* UV2 unique defines */ #define UV2H_EVENT_OCCURRED0_QP_HCERR_SHFT 1 #define UV2H_EVENT_OCCURRED0_QP_HCERR_MASK 0x0000000000000002UL #define UV2H_EVENT_OCCURRED0_QP_AOERR0_SHFT 10 #define UV2H_EVENT_OCCURRED0_QP_AOERR0_MASK 0x0000000000000400UL #define UV2H_EVENT_OCCURRED0_RT_AOERR0_SHFT 17 #define UV2H_EVENT_OCCURRED0_RT_AOERR0_MASK 0x0000000000020000UL #define UV2H_EVENT_OCCURRED0_NI0_AOERR0_SHFT 18 #define UV2H_EVENT_OCCURRED0_NI0_AOERR0_MASK 0x0000000000040000UL #define UV2H_EVENT_OCCURRED0_NI1_AOERR0_SHFT 19 #define UV2H_EVENT_OCCURRED0_NI1_AOERR0_MASK 0x0000000000080000UL #define UV2H_EVENT_OCCURRED0_LB_AOERR1_SHFT 20 #define UV2H_EVENT_OCCURRED0_LB_AOERR1_MASK 0x0000000000100000UL #define UV2H_EVENT_OCCURRED0_QP_AOERR1_SHFT 21 #define UV2H_EVENT_OCCURRED0_QP_AOERR1_MASK 0x0000000000200000UL #define UV2H_EVENT_OCCURRED0_RH_AOERR1_SHFT 22 #define UV2H_EVENT_OCCURRED0_RH_AOERR1_MASK 0x0000000000400000UL #define UV2H_EVENT_OCCURRED0_LH0_AOERR1_SHFT 23 #define UV2H_EVENT_OCCURRED0_LH0_AOERR1_MASK 0x0000000000800000UL #define UV2H_EVENT_OCCURRED0_LH1_AOERR1_SHFT 24 #define UV2H_EVENT_OCCURRED0_LH1_AOERR1_MASK 0x0000000001000000UL #define UV2H_EVENT_OCCURRED0_GR0_AOERR1_SHFT 25 #define UV2H_EVENT_OCCURRED0_GR0_AOERR1_MASK 0x0000000002000000UL #define UV2H_EVENT_OCCURRED0_GR1_AOERR1_SHFT 26 #define UV2H_EVENT_OCCURRED0_GR1_AOERR1_MASK 0x0000000004000000UL #define UV2H_EVENT_OCCURRED0_XB_AOERR1_SHFT 27 #define UV2H_EVENT_OCCURRED0_XB_AOERR1_MASK 0x0000000008000000UL #define UV2H_EVENT_OCCURRED0_RT_AOERR1_SHFT 28 #define UV2H_EVENT_OCCURRED0_RT_AOERR1_MASK 0x0000000010000000UL #define UV2H_EVENT_OCCURRED0_NI0_AOERR1_SHFT 29 #define UV2H_EVENT_OCCURRED0_NI0_AOERR1_MASK 0x0000000020000000UL #define UV2H_EVENT_OCCURRED0_NI1_AOERR1_SHFT 30 #define UV2H_EVENT_OCCURRED0_NI1_AOERR1_MASK 0x0000000040000000UL #define UV2H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_SHFT 31 #define UV2H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_MASK 0x0000000080000000UL #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_0_SHFT 32 #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_0_MASK 0x0000000100000000UL #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_1_SHFT 33 #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_1_MASK 0x0000000200000000UL #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_2_SHFT 34 #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_2_MASK 0x0000000400000000UL #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_3_SHFT 35 #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_3_MASK 0x0000000800000000UL #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_4_SHFT 36 #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_4_MASK 0x0000001000000000UL #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_5_SHFT 37 #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_5_MASK 0x0000002000000000UL #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_6_SHFT 38 #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_6_MASK 0x0000004000000000UL #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_7_SHFT 39 #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_7_MASK 0x0000008000000000UL #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_8_SHFT 40 #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_8_MASK 0x0000010000000000UL #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_9_SHFT 41 #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_9_MASK 0x0000020000000000UL #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_10_SHFT 42 #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_10_MASK 0x0000040000000000UL #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_11_SHFT 43 #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_11_MASK 0x0000080000000000UL #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_12_SHFT 44 #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_12_MASK 0x0000100000000000UL #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_13_SHFT 45 #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_13_MASK 0x0000200000000000UL #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_14_SHFT 46 #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_14_MASK 0x0000400000000000UL #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_15_SHFT 47 #define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_15_MASK 0x0000800000000000UL #define UV2H_EVENT_OCCURRED0_L1_NMI_INT_SHFT 48 #define UV2H_EVENT_OCCURRED0_L1_NMI_INT_MASK 0x0001000000000000UL #define UV2H_EVENT_OCCURRED0_STOP_CLOCK_SHFT 49 #define UV2H_EVENT_OCCURRED0_STOP_CLOCK_MASK 0x0002000000000000UL #define UV2H_EVENT_OCCURRED0_ASIC_TO_L1_SHFT 50 #define UV2H_EVENT_OCCURRED0_ASIC_TO_L1_MASK 0x0004000000000000UL #define UV2H_EVENT_OCCURRED0_L1_TO_ASIC_SHFT 51 #define UV2H_EVENT_OCCURRED0_L1_TO_ASIC_MASK 0x0008000000000000UL #define UV2H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_SHFT 52 #define UV2H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_MASK 0x0010000000000000UL #define UV2H_EVENT_OCCURRED0_IPI_INT_SHFT 53 #define UV2H_EVENT_OCCURRED0_IPI_INT_MASK 0x0020000000000000UL #define UV2H_EVENT_OCCURRED0_EXTIO_INT0_SHFT 54 #define UV2H_EVENT_OCCURRED0_EXTIO_INT0_MASK 0x0040000000000000UL #define UV2H_EVENT_OCCURRED0_EXTIO_INT1_SHFT 55 #define UV2H_EVENT_OCCURRED0_EXTIO_INT1_MASK 0x0080000000000000UL #define UV2H_EVENT_OCCURRED0_EXTIO_INT2_SHFT 56 #define UV2H_EVENT_OCCURRED0_EXTIO_INT2_MASK 0x0100000000000000UL #define UV2H_EVENT_OCCURRED0_EXTIO_INT3_SHFT 57 #define UV2H_EVENT_OCCURRED0_EXTIO_INT3_MASK 0x0200000000000000UL #define UV2H_EVENT_OCCURRED0_PROFILE_INT_SHFT 58 #define UV2H_EVENT_OCCURRED0_PROFILE_INT_MASK 0x0400000000000000UL #define UVH_EVENT_OCCURRED0_EXTIO_INT0_MASK ( \ is_uv(UV4) ? 0x1000000000000000UL : \ is_uv(UV3) ? 0x0040000000000000UL : \ is_uv(UV2) ? 0x0040000000000000UL : \ 0) #define UVH_EVENT_OCCURRED0_EXTIO_INT0_SHFT ( \ is_uv(UV4) ? 60 : \ is_uv(UV3) ? 54 : \ is_uv(UV2) ? 54 : \ -1) union uvh_event_occurred0_u { unsigned long v; /* UVH common struct */ struct uvh_event_occurred0_s { unsigned long lb_hcerr:1; /* RW */ unsigned long rsvd_1_63:63; } s; /* UVXH common struct */ struct uvxh_event_occurred0_s { unsigned long lb_hcerr:1; /* RW */ unsigned long rsvd_1:1; unsigned long rh_hcerr:1; /* RW */ unsigned long lh0_hcerr:1; /* RW */ unsigned long lh1_hcerr:1; /* RW */ unsigned long gr0_hcerr:1; /* RW */ unsigned long gr1_hcerr:1; /* RW */ unsigned long ni0_hcerr:1; /* RW */ unsigned long ni1_hcerr:1; /* RW */ unsigned long lb_aoerr0:1; /* RW */ unsigned long rsvd_10:1; unsigned long rh_aoerr0:1; /* RW */ unsigned long lh0_aoerr0:1; /* RW */ unsigned long lh1_aoerr0:1; /* RW */ unsigned long gr0_aoerr0:1; /* RW */ unsigned long gr1_aoerr0:1; /* RW */ unsigned long xb_aoerr0:1; /* RW */ unsigned long rsvd_17_63:47; } sx; /* UVYH common struct */ struct uvyh_event_occurred0_s { unsigned long lb_hcerr:1; /* RW */ unsigned long kt_hcerr:1; /* RW */ unsigned long rh0_hcerr:1; /* RW */ unsigned long rh1_hcerr:1; /* RW */ unsigned long lh0_hcerr:1; /* RW */ unsigned long lh1_hcerr:1; /* RW */ unsigned long lh2_hcerr:1; /* RW */ unsigned long lh3_hcerr:1; /* RW */ unsigned long xb_hcerr:1; /* RW */ unsigned long rdm_hcerr:1; /* RW */ unsigned long ni0_hcerr:1; /* RW */ unsigned long ni1_hcerr:1; /* RW */ unsigned long lb_aoerr0:1; /* RW */ unsigned long kt_aoerr0:1; /* RW */ unsigned long rh0_aoerr0:1; /* RW */ unsigned long rh1_aoerr0:1; /* RW */ unsigned long lh0_aoerr0:1; /* RW */ unsigned long lh1_aoerr0:1; /* RW */ unsigned long lh2_aoerr0:1; /* RW */ unsigned long lh3_aoerr0:1; /* RW */ unsigned long xb_aoerr0:1; /* RW */ unsigned long rdm_aoerr0:1; /* RW */ unsigned long rt0_aoerr0:1; /* RW */ unsigned long rt1_aoerr0:1; /* RW */ unsigned long ni0_aoerr0:1; /* RW */ unsigned long ni1_aoerr0:1; /* RW */ unsigned long lb_aoerr1:1; /* RW */ unsigned long kt_aoerr1:1; /* RW */ unsigned long rh0_aoerr1:1; /* RW */ unsigned long rh1_aoerr1:1; /* RW */ unsigned long lh0_aoerr1:1; /* RW */ unsigned long lh1_aoerr1:1; /* RW */ unsigned long lh2_aoerr1:1; /* RW */ unsigned long lh3_aoerr1:1; /* RW */ unsigned long xb_aoerr1:1; /* RW */ unsigned long rdm_aoerr1:1; /* RW */ unsigned long rt0_aoerr1:1; /* RW */ unsigned long rt1_aoerr1:1; /* RW */ unsigned long ni0_aoerr1:1; /* RW */ unsigned long ni1_aoerr1:1; /* RW */ unsigned long system_shutdown_int:1; /* RW */ unsigned long lb_irq_int_0:1; /* RW */ unsigned long lb_irq_int_1:1; /* RW */ unsigned long lb_irq_int_2:1; /* RW */ unsigned long lb_irq_int_3:1; /* RW */ unsigned long lb_irq_int_4:1; /* RW */ unsigned long lb_irq_int_5:1; /* RW */ unsigned long lb_irq_int_6:1; /* RW */ unsigned long lb_irq_int_7:1; /* RW */ unsigned long lb_irq_int_8:1; /* RW */ unsigned long lb_irq_int_9:1; /* RW */ unsigned long lb_irq_int_10:1; /* RW */ unsigned long lb_irq_int_11:1; /* RW */ unsigned long lb_irq_int_12:1; /* RW */ unsigned long lb_irq_int_13:1; /* RW */ unsigned long lb_irq_int_14:1; /* RW */ unsigned long lb_irq_int_15:1; /* RW */ unsigned long l1_nmi_int:1; /* RW */ unsigned long stop_clock:1; /* RW */ unsigned long asic_to_l1:1; /* RW */ unsigned long l1_to_asic:1; /* RW */ unsigned long la_seq_trigger:1; /* RW */ unsigned long rsvd_62_63:2; } sy; /* UV5 unique struct */ struct uv5h_event_occurred0_s { unsigned long lb_hcerr:1; /* RW */ unsigned long kt_hcerr:1; /* RW */ unsigned long rh0_hcerr:1; /* RW */ unsigned long rh1_hcerr:1; /* RW */ unsigned long lh0_hcerr:1; /* RW */ unsigned long lh1_hcerr:1; /* RW */ unsigned long lh2_hcerr:1; /* RW */ unsigned long lh3_hcerr:1; /* RW */ unsigned long xb_hcerr:1; /* RW */ unsigned long rdm_hcerr:1; /* RW */ unsigned long ni0_hcerr:1; /* RW */ unsigned long ni1_hcerr:1; /* RW */ unsigned long lb_aoerr0:1; /* RW */ unsigned long kt_aoerr0:1; /* RW */ unsigned long rh0_aoerr0:1; /* RW */ unsigned long rh1_aoerr0:1; /* RW */ unsigned long lh0_aoerr0:1; /* RW */ unsigned long lh1_aoerr0:1; /* RW */ unsigned long lh2_aoerr0:1; /* RW */ unsigned long lh3_aoerr0:1; /* RW */ unsigned long xb_aoerr0:1; /* RW */ unsigned long rdm_aoerr0:1; /* RW */ unsigned long rt0_aoerr0:1; /* RW */ unsigned long rt1_aoerr0:1; /* RW */ unsigned long ni0_aoerr0:1; /* RW */ unsigned long ni1_aoerr0:1; /* RW */ unsigned long lb_aoerr1:1; /* RW */ unsigned long kt_aoerr1:1; /* RW */ unsigned long rh0_aoerr1:1; /* RW */ unsigned long rh1_aoerr1:1; /* RW */ unsigned long lh0_aoerr1:1; /* RW */ unsigned long lh1_aoerr1:1; /* RW */ unsigned long lh2_aoerr1:1; /* RW */ unsigned long lh3_aoerr1:1; /* RW */ unsigned long xb_aoerr1:1; /* RW */ unsigned long rdm_aoerr1:1; /* RW */ unsigned long rt0_aoerr1:1; /* RW */ unsigned long rt1_aoerr1:1; /* RW */ unsigned long ni0_aoerr1:1; /* RW */ unsigned long ni1_aoerr1:1; /* RW */ unsigned long system_shutdown_int:1; /* RW */ unsigned long lb_irq_int_0:1; /* RW */ unsigned long lb_irq_int_1:1; /* RW */ unsigned long lb_irq_int_2:1; /* RW */ unsigned long lb_irq_int_3:1; /* RW */ unsigned long lb_irq_int_4:1; /* RW */ unsigned long lb_irq_int_5:1; /* RW */ unsigned long lb_irq_int_6:1; /* RW */ unsigned long lb_irq_int_7:1; /* RW */ unsigned long lb_irq_int_8:1; /* RW */ unsigned long lb_irq_int_9:1; /* RW */ unsigned long lb_irq_int_10:1; /* RW */ unsigned long lb_irq_int_11:1; /* RW */ unsigned long lb_irq_int_12:1; /* RW */ unsigned long lb_irq_int_13:1; /* RW */ unsigned long lb_irq_int_14:1; /* RW */ unsigned long lb_irq_int_15:1; /* RW */ unsigned long l1_nmi_int:1; /* RW */ unsigned long stop_clock:1; /* RW */ unsigned long asic_to_l1:1; /* RW */ unsigned long l1_to_asic:1; /* RW */ unsigned long la_seq_trigger:1; /* RW */ unsigned long rsvd_62_63:2; } s5; /* UV4 unique struct */ struct uv4h_event_occurred0_s { unsigned long lb_hcerr:1; /* RW */ unsigned long kt_hcerr:1; /* RW */ unsigned long rh_hcerr:1; /* RW */ unsigned long lh0_hcerr:1; /* RW */ unsigned long lh1_hcerr:1; /* RW */ unsigned long gr0_hcerr:1; /* RW */ unsigned long gr1_hcerr:1; /* RW */ unsigned long ni0_hcerr:1; /* RW */ unsigned long ni1_hcerr:1; /* RW */ unsigned long lb_aoerr0:1; /* RW */ unsigned long kt_aoerr0:1; /* RW */ unsigned long rh_aoerr0:1; /* RW */ unsigned long lh0_aoerr0:1; /* RW */ unsigned long lh1_aoerr0:1; /* RW */ unsigned long gr0_aoerr0:1; /* RW */ unsigned long gr1_aoerr0:1; /* RW */ unsigned long xb_aoerr0:1; /* RW */ unsigned long rtq0_aoerr0:1; /* RW */ unsigned long rtq1_aoerr0:1; /* RW */ unsigned long rtq2_aoerr0:1; /* RW */ unsigned long rtq3_aoerr0:1; /* RW */ unsigned long ni0_aoerr0:1; /* RW */ unsigned long ni1_aoerr0:1; /* RW */ unsigned long lb_aoerr1:1; /* RW */ unsigned long kt_aoerr1:1; /* RW */ unsigned long rh_aoerr1:1; /* RW */ unsigned long lh0_aoerr1:1; /* RW */ unsigned long lh1_aoerr1:1; /* RW */ unsigned long gr0_aoerr1:1; /* RW */ unsigned long gr1_aoerr1:1; /* RW */ unsigned long xb_aoerr1:1; /* RW */ unsigned long rtq0_aoerr1:1; /* RW */ unsigned long rtq1_aoerr1:1; /* RW */ unsigned long rtq2_aoerr1:1; /* RW */ unsigned long rtq3_aoerr1:1; /* RW */ unsigned long ni0_aoerr1:1; /* RW */ unsigned long ni1_aoerr1:1; /* RW */ unsigned long system_shutdown_int:1; /* RW */ unsigned long lb_irq_int_0:1; /* RW */ unsigned long lb_irq_int_1:1; /* RW */ unsigned long lb_irq_int_2:1; /* RW */ unsigned long lb_irq_int_3:1; /* RW */ unsigned long lb_irq_int_4:1; /* RW */ unsigned long lb_irq_int_5:1; /* RW */ unsigned long lb_irq_int_6:1; /* RW */ unsigned long lb_irq_int_7:1; /* RW */ unsigned long lb_irq_int_8:1; /* RW */ unsigned long lb_irq_int_9:1; /* RW */ unsigned long lb_irq_int_10:1; /* RW */ unsigned long lb_irq_int_11:1; /* RW */ unsigned long lb_irq_int_12:1; /* RW */ unsigned long lb_irq_int_13:1; /* RW */ unsigned long lb_irq_int_14:1; /* RW */ unsigned long lb_irq_int_15:1; /* RW */ unsigned long l1_nmi_int:1; /* RW */ unsigned long stop_clock:1; /* RW */ unsigned long asic_to_l1:1; /* RW */ unsigned long l1_to_asic:1; /* RW */ unsigned long la_seq_trigger:1; /* RW */ unsigned long ipi_int:1; /* RW */ unsigned long extio_int0:1; /* RW */ unsigned long extio_int1:1; /* RW */ unsigned long extio_int2:1; /* RW */ unsigned long extio_int3:1; /* RW */ } s4; /* UV3 unique struct */ struct uv3h_event_occurred0_s { unsigned long lb_hcerr:1; /* RW */ unsigned long qp_hcerr:1; /* RW */ unsigned long rh_hcerr:1; /* RW */ unsigned long lh0_hcerr:1; /* RW */ unsigned long lh1_hcerr:1; /* RW */ unsigned long gr0_hcerr:1; /* RW */ unsigned long gr1_hcerr:1; /* RW */ unsigned long ni0_hcerr:1; /* RW */ unsigned long ni1_hcerr:1; /* RW */ unsigned long lb_aoerr0:1; /* RW */ unsigned long qp_aoerr0:1; /* RW */ unsigned long rh_aoerr0:1; /* RW */ unsigned long lh0_aoerr0:1; /* RW */ unsigned long lh1_aoerr0:1; /* RW */ unsigned long gr0_aoerr0:1; /* RW */ unsigned long gr1_aoerr0:1; /* RW */ unsigned long xb_aoerr0:1; /* RW */ unsigned long rt_aoerr0:1; /* RW */ unsigned long ni0_aoerr0:1; /* RW */ unsigned long ni1_aoerr0:1; /* RW */ unsigned long lb_aoerr1:1; /* RW */ unsigned long qp_aoerr1:1; /* RW */ unsigned long rh_aoerr1:1; /* RW */ unsigned long lh0_aoerr1:1; /* RW */ unsigned long lh1_aoerr1:1; /* RW */ unsigned long gr0_aoerr1:1; /* RW */ unsigned long gr1_aoerr1:1; /* RW */ unsigned long xb_aoerr1:1; /* RW */ unsigned long rt_aoerr1:1; /* RW */ unsigned long ni0_aoerr1:1; /* RW */ unsigned long ni1_aoerr1:1; /* RW */ unsigned long system_shutdown_int:1; /* RW */ unsigned long lb_irq_int_0:1; /* RW */ unsigned long lb_irq_int_1:1; /* RW */ unsigned long lb_irq_int_2:1; /* RW */ unsigned long lb_irq_int_3:1; /* RW */ unsigned long lb_irq_int_4:1; /* RW */ unsigned long lb_irq_int_5:1; /* RW */ unsigned long lb_irq_int_6:1; /* RW */ unsigned long lb_irq_int_7:1; /* RW */ unsigned long lb_irq_int_8:1; /* RW */ unsigned long lb_irq_int_9:1; /* RW */ unsigned long lb_irq_int_10:1; /* RW */ unsigned long lb_irq_int_11:1; /* RW */ unsigned long lb_irq_int_12:1; /* RW */ unsigned long lb_irq_int_13:1; /* RW */ unsigned long lb_irq_int_14:1; /* RW */ unsigned long lb_irq_int_15:1; /* RW */ unsigned long l1_nmi_int:1; /* RW */ unsigned long stop_clock:1; /* RW */ unsigned long asic_to_l1:1; /* RW */ unsigned long l1_to_asic:1; /* RW */ unsigned long la_seq_trigger:1; /* RW */ unsigned long ipi_int:1; /* RW */ unsigned long extio_int0:1; /* RW */ unsigned long extio_int1:1; /* RW */ unsigned long extio_int2:1; /* RW */ unsigned long extio_int3:1; /* RW */ unsigned long profile_int:1; /* RW */ unsigned long rsvd_59_63:5; } s3; /* UV2 unique struct */ struct uv2h_event_occurred0_s { unsigned long lb_hcerr:1; /* RW */ unsigned long qp_hcerr:1; /* RW */ unsigned long rh_hcerr:1; /* RW */ unsigned long lh0_hcerr:1; /* RW */ unsigned long lh1_hcerr:1; /* RW */ unsigned long gr0_hcerr:1; /* RW */ unsigned long gr1_hcerr:1; /* RW */ unsigned long ni0_hcerr:1; /* RW */ unsigned long ni1_hcerr:1; /* RW */ unsigned long lb_aoerr0:1; /* RW */ unsigned long qp_aoerr0:1; /* RW */ unsigned long rh_aoerr0:1; /* RW */ unsigned long lh0_aoerr0:1; /* RW */ unsigned long lh1_aoerr0:1; /* RW */ unsigned long gr0_aoerr0:1; /* RW */ unsigned long gr1_aoerr0:1; /* RW */ unsigned long xb_aoerr0:1; /* RW */ unsigned long rt_aoerr0:1; /* RW */ unsigned long ni0_aoerr0:1; /* RW */ unsigned long ni1_aoerr0:1; /* RW */ unsigned long lb_aoerr1:1; /* RW */ unsigned long qp_aoerr1:1; /* RW */ unsigned long rh_aoerr1:1; /* RW */ unsigned long lh0_aoerr1:1; /* RW */ unsigned long lh1_aoerr1:1; /* RW */ unsigned long gr0_aoerr1:1; /* RW */ unsigned long gr1_aoerr1:1; /* RW */ unsigned long xb_aoerr1:1; /* RW */ unsigned long rt_aoerr1:1; /* RW */ unsigned long ni0_aoerr1:1; /* RW */ unsigned long ni1_aoerr1:1; /* RW */ unsigned long system_shutdown_int:1; /* RW */ unsigned long lb_irq_int_0:1; /* RW */ unsigned long lb_irq_int_1:1; /* RW */ unsigned long lb_irq_int_2:1; /* RW */ unsigned long lb_irq_int_3:1; /* RW */ unsigned long lb_irq_int_4:1; /* RW */ unsigned long lb_irq_int_5:1; /* RW */ unsigned long lb_irq_int_6:1; /* RW */ unsigned long lb_irq_int_7:1; /* RW */ unsigned long lb_irq_int_8:1; /* RW */ unsigned long lb_irq_int_9:1; /* RW */ unsigned long lb_irq_int_10:1; /* RW */ unsigned long lb_irq_int_11:1; /* RW */ unsigned long lb_irq_int_12:1; /* RW */ unsigned long lb_irq_int_13:1; /* RW */ unsigned long lb_irq_int_14:1; /* RW */ unsigned long lb_irq_int_15:1; /* RW */ unsigned long l1_nmi_int:1; /* RW */ unsigned long stop_clock:1; /* RW */ unsigned long asic_to_l1:1; /* RW */ unsigned long l1_to_asic:1; /* RW */ unsigned long la_seq_trigger:1; /* RW */ unsigned long ipi_int:1; /* RW */ unsigned long extio_int0:1; /* RW */ unsigned long extio_int1:1; /* RW */ unsigned long extio_int2:1; /* RW */ unsigned long extio_int3:1; /* RW */ unsigned long profile_int:1; /* RW */ unsigned long rsvd_59_63:5; } s2; }; /* ========================================================================= */ /* UVH_EVENT_OCCURRED0_ALIAS */ /* ========================================================================= */ #define UVH_EVENT_OCCURRED0_ALIAS 0x70008UL /* ========================================================================= */ /* UVH_EVENT_OCCURRED1 */ /* ========================================================================= */ #define UVH_EVENT_OCCURRED1 0x70080UL /* UVYH common defines */ #define UVYH_EVENT_OCCURRED1_IPI_INT_SHFT 0 #define UVYH_EVENT_OCCURRED1_IPI_INT_MASK 0x0000000000000001UL #define UVYH_EVENT_OCCURRED1_EXTIO_INT0_SHFT 1 #define UVYH_EVENT_OCCURRED1_EXTIO_INT0_MASK 0x0000000000000002UL #define UVYH_EVENT_OCCURRED1_EXTIO_INT1_SHFT 2 #define UVYH_EVENT_OCCURRED1_EXTIO_INT1_MASK 0x0000000000000004UL #define UVYH_EVENT_OCCURRED1_EXTIO_INT2_SHFT 3 #define UVYH_EVENT_OCCURRED1_EXTIO_INT2_MASK 0x0000000000000008UL #define UVYH_EVENT_OCCURRED1_EXTIO_INT3_SHFT 4 #define UVYH_EVENT_OCCURRED1_EXTIO_INT3_MASK 0x0000000000000010UL #define UVYH_EVENT_OCCURRED1_PROFILE_INT_SHFT 5 #define UVYH_EVENT_OCCURRED1_PROFILE_INT_MASK 0x0000000000000020UL #define UVYH_EVENT_OCCURRED1_BAU_DATA_SHFT 6 #define UVYH_EVENT_OCCURRED1_BAU_DATA_MASK 0x0000000000000040UL #define UVYH_EVENT_OCCURRED1_PROC_GENERAL_SHFT 7 #define UVYH_EVENT_OCCURRED1_PROC_GENERAL_MASK 0x0000000000000080UL #define UVYH_EVENT_OCCURRED1_XH_TLB_INT0_SHFT 8 #define UVYH_EVENT_OCCURRED1_XH_TLB_INT0_MASK 0x0000000000000100UL #define UVYH_EVENT_OCCURRED1_XH_TLB_INT1_SHFT 9 #define UVYH_EVENT_OCCURRED1_XH_TLB_INT1_MASK 0x0000000000000200UL #define UVYH_EVENT_OCCURRED1_XH_TLB_INT2_SHFT 10 #define UVYH_EVENT_OCCURRED1_XH_TLB_INT2_MASK 0x0000000000000400UL #define UVYH_EVENT_OCCURRED1_XH_TLB_INT3_SHFT 11 #define UVYH_EVENT_OCCURRED1_XH_TLB_INT3_MASK 0x0000000000000800UL #define UVYH_EVENT_OCCURRED1_XH_TLB_INT4_SHFT 12 #define UVYH_EVENT_OCCURRED1_XH_TLB_INT4_MASK 0x0000000000001000UL #define UVYH_EVENT_OCCURRED1_XH_TLB_INT5_SHFT 13 #define UVYH_EVENT_OCCURRED1_XH_TLB_INT5_MASK 0x0000000000002000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT0_SHFT 14 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT0_MASK 0x0000000000004000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT1_SHFT 15 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT1_MASK 0x0000000000008000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT2_SHFT 16 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT2_MASK 0x0000000000010000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT3_SHFT 17 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT3_MASK 0x0000000000020000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT4_SHFT 18 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT4_MASK 0x0000000000040000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT5_SHFT 19 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT5_MASK 0x0000000000080000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT6_SHFT 20 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT6_MASK 0x0000000000100000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT7_SHFT 21 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT7_MASK 0x0000000000200000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT8_SHFT 22 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT8_MASK 0x0000000000400000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT9_SHFT 23 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT9_MASK 0x0000000000800000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT10_SHFT 24 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT10_MASK 0x0000000001000000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT11_SHFT 25 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT11_MASK 0x0000000002000000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT12_SHFT 26 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT12_MASK 0x0000000004000000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT13_SHFT 27 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT13_MASK 0x0000000008000000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT14_SHFT 28 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT14_MASK 0x0000000010000000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT15_SHFT 29 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT15_MASK 0x0000000020000000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT16_SHFT 30 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT16_MASK 0x0000000040000000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT17_SHFT 31 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT17_MASK 0x0000000080000000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT18_SHFT 32 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT18_MASK 0x0000000100000000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT19_SHFT 33 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT19_MASK 0x0000000200000000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT20_SHFT 34 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT20_MASK 0x0000000400000000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT21_SHFT 35 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT21_MASK 0x0000000800000000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT22_SHFT 36 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT22_MASK 0x0000001000000000UL #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT23_SHFT 37 #define UVYH_EVENT_OCCURRED1_RDM_TLB_INT23_MASK 0x0000002000000000UL /* UV4 unique defines */ #define UV4H_EVENT_OCCURRED1_PROFILE_INT_SHFT 0 #define UV4H_EVENT_OCCURRED1_PROFILE_INT_MASK 0x0000000000000001UL #define UV4H_EVENT_OCCURRED1_BAU_DATA_SHFT 1 #define UV4H_EVENT_OCCURRED1_BAU_DATA_MASK 0x0000000000000002UL #define UV4H_EVENT_OCCURRED1_PROC_GENERAL_SHFT 2 #define UV4H_EVENT_OCCURRED1_PROC_GENERAL_MASK 0x0000000000000004UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT0_SHFT 3 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT0_MASK 0x0000000000000008UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT1_SHFT 4 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT1_MASK 0x0000000000000010UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT2_SHFT 5 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT2_MASK 0x0000000000000020UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT3_SHFT 6 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT3_MASK 0x0000000000000040UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT4_SHFT 7 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT4_MASK 0x0000000000000080UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT5_SHFT 8 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT5_MASK 0x0000000000000100UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT6_SHFT 9 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT6_MASK 0x0000000000000200UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT7_SHFT 10 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT7_MASK 0x0000000000000400UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT8_SHFT 11 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT8_MASK 0x0000000000000800UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT9_SHFT 12 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT9_MASK 0x0000000000001000UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT10_SHFT 13 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT10_MASK 0x0000000000002000UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT11_SHFT 14 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT11_MASK 0x0000000000004000UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT12_SHFT 15 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT12_MASK 0x0000000000008000UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT13_SHFT 16 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT13_MASK 0x0000000000010000UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT14_SHFT 17 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT14_MASK 0x0000000000020000UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT15_SHFT 18 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT15_MASK 0x0000000000040000UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT16_SHFT 19 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT16_MASK 0x0000000000080000UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT17_SHFT 20 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT17_MASK 0x0000000000100000UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT18_SHFT 21 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT18_MASK 0x0000000000200000UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT19_SHFT 22 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT19_MASK 0x0000000000400000UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT20_SHFT 23 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT20_MASK 0x0000000000800000UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT21_SHFT 24 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT21_MASK 0x0000000001000000UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT22_SHFT 25 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT22_MASK 0x0000000002000000UL #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT23_SHFT 26 #define UV4H_EVENT_OCCURRED1_GR0_TLB_INT23_MASK 0x0000000004000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT0_SHFT 27 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT0_MASK 0x0000000008000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT1_SHFT 28 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT1_MASK 0x0000000010000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT2_SHFT 29 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT2_MASK 0x0000000020000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT3_SHFT 30 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT3_MASK 0x0000000040000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT4_SHFT 31 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT4_MASK 0x0000000080000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT5_SHFT 32 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT5_MASK 0x0000000100000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT6_SHFT 33 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT6_MASK 0x0000000200000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT7_SHFT 34 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT7_MASK 0x0000000400000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT8_SHFT 35 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT8_MASK 0x0000000800000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT9_SHFT 36 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT9_MASK 0x0000001000000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT10_SHFT 37 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT10_MASK 0x0000002000000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT11_SHFT 38 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT11_MASK 0x0000004000000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT12_SHFT 39 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT12_MASK 0x0000008000000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT13_SHFT 40 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT13_MASK 0x0000010000000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT14_SHFT 41 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT14_MASK 0x0000020000000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT15_SHFT 42 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT15_MASK 0x0000040000000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT16_SHFT 43 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT16_MASK 0x0000080000000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT17_SHFT 44 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT17_MASK 0x0000100000000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT18_SHFT 45 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT18_MASK 0x0000200000000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT19_SHFT 46 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT19_MASK 0x0000400000000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT20_SHFT 47 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT20_MASK 0x0000800000000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT21_SHFT 48 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT21_MASK 0x0001000000000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT22_SHFT 49 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT22_MASK 0x0002000000000000UL #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT23_SHFT 50 #define UV4H_EVENT_OCCURRED1_GR1_TLB_INT23_MASK 0x0004000000000000UL /* UV3 unique defines */ #define UV3H_EVENT_OCCURRED1_BAU_DATA_SHFT 0 #define UV3H_EVENT_OCCURRED1_BAU_DATA_MASK 0x0000000000000001UL #define UV3H_EVENT_OCCURRED1_POWER_MANAGEMENT_REQ_SHFT 1 #define UV3H_EVENT_OCCURRED1_POWER_MANAGEMENT_REQ_MASK 0x0000000000000002UL #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT0_SHFT 2 #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT0_MASK 0x0000000000000004UL #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT1_SHFT 3 #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT1_MASK 0x0000000000000008UL #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT2_SHFT 4 #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT2_MASK 0x0000000000000010UL #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT3_SHFT 5 #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT3_MASK 0x0000000000000020UL #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT4_SHFT 6 #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT4_MASK 0x0000000000000040UL #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT5_SHFT 7 #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT5_MASK 0x0000000000000080UL #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT6_SHFT 8 #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT6_MASK 0x0000000000000100UL #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT7_SHFT 9 #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT7_MASK 0x0000000000000200UL #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT8_SHFT 10 #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT8_MASK 0x0000000000000400UL #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT9_SHFT 11 #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT9_MASK 0x0000000000000800UL #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT10_SHFT 12 #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT10_MASK 0x0000000000001000UL #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT11_SHFT 13 #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT11_MASK 0x0000000000002000UL #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT12_SHFT 14 #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT12_MASK 0x0000000000004000UL #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT13_SHFT 15 #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT13_MASK 0x0000000000008000UL #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT14_SHFT 16 #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT14_MASK 0x0000000000010000UL #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT15_SHFT 17 #define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT15_MASK 0x0000000000020000UL #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT0_SHFT 18 #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT0_MASK 0x0000000000040000UL #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT1_SHFT 19 #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT1_MASK 0x0000000000080000UL #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT2_SHFT 20 #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT2_MASK 0x0000000000100000UL #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT3_SHFT 21 #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT3_MASK 0x0000000000200000UL #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT4_SHFT 22 #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT4_MASK 0x0000000000400000UL #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT5_SHFT 23 #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT5_MASK 0x0000000000800000UL #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT6_SHFT 24 #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT6_MASK 0x0000000001000000UL #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT7_SHFT 25 #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT7_MASK 0x0000000002000000UL #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT8_SHFT 26 #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT8_MASK 0x0000000004000000UL #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT9_SHFT 27 #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT9_MASK 0x0000000008000000UL #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT10_SHFT 28 #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT10_MASK 0x0000000010000000UL #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT11_SHFT 29 #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT11_MASK 0x0000000020000000UL #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT12_SHFT 30 #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT12_MASK 0x0000000040000000UL #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT13_SHFT 31 #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT13_MASK 0x0000000080000000UL #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT14_SHFT 32 #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT14_MASK 0x0000000100000000UL #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT15_SHFT 33 #define UV3H_EVENT_OCCURRED1_GR0_TLB_INT15_MASK 0x0000000200000000UL #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT0_SHFT 34 #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT0_MASK 0x0000000400000000UL #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT1_SHFT 35 #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT1_MASK 0x0000000800000000UL #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT2_SHFT 36 #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT2_MASK 0x0000001000000000UL #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT3_SHFT 37 #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT3_MASK 0x0000002000000000UL #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT4_SHFT 38 #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT4_MASK 0x0000004000000000UL #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT5_SHFT 39 #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT5_MASK 0x0000008000000000UL #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT6_SHFT 40 #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT6_MASK 0x0000010000000000UL #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT7_SHFT 41 #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT7_MASK 0x0000020000000000UL #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT8_SHFT 42 #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT8_MASK 0x0000040000000000UL #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT9_SHFT 43 #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT9_MASK 0x0000080000000000UL #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT10_SHFT 44 #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT10_MASK 0x0000100000000000UL #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT11_SHFT 45 #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT11_MASK 0x0000200000000000UL #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT12_SHFT 46 #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT12_MASK 0x0000400000000000UL #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT13_SHFT 47 #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT13_MASK 0x0000800000000000UL #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT14_SHFT 48 #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT14_MASK 0x0001000000000000UL #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT15_SHFT 49 #define UV3H_EVENT_OCCURRED1_GR1_TLB_INT15_MASK 0x0002000000000000UL #define UV3H_EVENT_OCCURRED1_RTC_INTERVAL_INT_SHFT 50 #define UV3H_EVENT_OCCURRED1_RTC_INTERVAL_INT_MASK 0x0004000000000000UL #define UV3H_EVENT_OCCURRED1_BAU_DASHBOARD_INT_SHFT 51 #define UV3H_EVENT_OCCURRED1_BAU_DASHBOARD_INT_MASK 0x0008000000000000UL /* UV2 unique defines */ #define UV2H_EVENT_OCCURRED1_BAU_DATA_SHFT 0 #define UV2H_EVENT_OCCURRED1_BAU_DATA_MASK 0x0000000000000001UL #define UV2H_EVENT_OCCURRED1_POWER_MANAGEMENT_REQ_SHFT 1 #define UV2H_EVENT_OCCURRED1_POWER_MANAGEMENT_REQ_MASK 0x0000000000000002UL #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT0_SHFT 2 #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT0_MASK 0x0000000000000004UL #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT1_SHFT 3 #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT1_MASK 0x0000000000000008UL #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT2_SHFT 4 #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT2_MASK 0x0000000000000010UL #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT3_SHFT 5 #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT3_MASK 0x0000000000000020UL #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT4_SHFT 6 #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT4_MASK 0x0000000000000040UL #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT5_SHFT 7 #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT5_MASK 0x0000000000000080UL #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT6_SHFT 8 #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT6_MASK 0x0000000000000100UL #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT7_SHFT 9 #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT7_MASK 0x0000000000000200UL #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT8_SHFT 10 #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT8_MASK 0x0000000000000400UL #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT9_SHFT 11 #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT9_MASK 0x0000000000000800UL #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT10_SHFT 12 #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT10_MASK 0x0000000000001000UL #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT11_SHFT 13 #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT11_MASK 0x0000000000002000UL #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT12_SHFT 14 #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT12_MASK 0x0000000000004000UL #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT13_SHFT 15 #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT13_MASK 0x0000000000008000UL #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT14_SHFT 16 #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT14_MASK 0x0000000000010000UL #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT15_SHFT 17 #define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT15_MASK 0x0000000000020000UL #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT0_SHFT 18 #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT0_MASK 0x0000000000040000UL #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT1_SHFT 19 #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT1_MASK 0x0000000000080000UL #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT2_SHFT 20 #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT2_MASK 0x0000000000100000UL #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT3_SHFT 21 #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT3_MASK 0x0000000000200000UL #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT4_SHFT 22 #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT4_MASK 0x0000000000400000UL #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT5_SHFT 23 #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT5_MASK 0x0000000000800000UL #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT6_SHFT 24 #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT6_MASK 0x0000000001000000UL #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT7_SHFT 25 #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT7_MASK 0x0000000002000000UL #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT8_SHFT 26 #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT8_MASK 0x0000000004000000UL #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT9_SHFT 27 #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT9_MASK 0x0000000008000000UL #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT10_SHFT 28 #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT10_MASK 0x0000000010000000UL #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT11_SHFT 29 #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT11_MASK 0x0000000020000000UL #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT12_SHFT 30 #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT12_MASK 0x0000000040000000UL #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT13_SHFT 31 #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT13_MASK 0x0000000080000000UL #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT14_SHFT 32 #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT14_MASK 0x0000000100000000UL #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT15_SHFT 33 #define UV2H_EVENT_OCCURRED1_GR0_TLB_INT15_MASK 0x0000000200000000UL #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT0_SHFT 34 #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT0_MASK 0x0000000400000000UL #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT1_SHFT 35 #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT1_MASK 0x0000000800000000UL #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT2_SHFT 36 #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT2_MASK 0x0000001000000000UL #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT3_SHFT 37 #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT3_MASK 0x0000002000000000UL #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT4_SHFT 38 #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT4_MASK 0x0000004000000000UL #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT5_SHFT 39 #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT5_MASK 0x0000008000000000UL #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT6_SHFT 40 #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT6_MASK 0x0000010000000000UL #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT7_SHFT 41 #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT7_MASK 0x0000020000000000UL #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT8_SHFT 42 #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT8_MASK 0x0000040000000000UL #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT9_SHFT 43 #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT9_MASK 0x0000080000000000UL #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT10_SHFT 44 #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT10_MASK 0x0000100000000000UL #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT11_SHFT 45 #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT11_MASK 0x0000200000000000UL #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT12_SHFT 46 #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT12_MASK 0x0000400000000000UL #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT13_SHFT 47 #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT13_MASK 0x0000800000000000UL #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT14_SHFT 48 #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT14_MASK 0x0001000000000000UL #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT15_SHFT 49 #define UV2H_EVENT_OCCURRED1_GR1_TLB_INT15_MASK 0x0002000000000000UL #define UV2H_EVENT_OCCURRED1_RTC_INTERVAL_INT_SHFT 50 #define UV2H_EVENT_OCCURRED1_RTC_INTERVAL_INT_MASK 0x0004000000000000UL #define UV2H_EVENT_OCCURRED1_BAU_DASHBOARD_INT_SHFT 51 #define UV2H_EVENT_OCCURRED1_BAU_DASHBOARD_INT_MASK 0x0008000000000000UL #define UVH_EVENT_OCCURRED1_EXTIO_INT0_MASK ( \ is_uv(UV5) ? 0x0000000000000002UL : \ 0) #define UVH_EVENT_OCCURRED1_EXTIO_INT0_SHFT ( \ is_uv(UV5) ? 1 : \ -1) union uvyh_event_occurred1_u { unsigned long v; /* UVYH common struct */ struct uvyh_event_occurred1_s { unsigned long ipi_int:1; /* RW */ unsigned long extio_int0:1; /* RW */ unsigned long extio_int1:1; /* RW */ unsigned long extio_int2:1; /* RW */ unsigned long extio_int3:1; /* RW */ unsigned long profile_int:1; /* RW */ unsigned long bau_data:1; /* RW */ unsigned long proc_general:1; /* RW */ unsigned long xh_tlb_int0:1; /* RW */ unsigned long xh_tlb_int1:1; /* RW */ unsigned long xh_tlb_int2:1; /* RW */ unsigned long xh_tlb_int3:1; /* RW */ unsigned long xh_tlb_int4:1; /* RW */ unsigned long xh_tlb_int5:1; /* RW */ unsigned long rdm_tlb_int0:1; /* RW */ unsigned long rdm_tlb_int1:1; /* RW */ unsigned long rdm_tlb_int2:1; /* RW */ unsigned long rdm_tlb_int3:1; /* RW */ unsigned long rdm_tlb_int4:1; /* RW */ unsigned long rdm_tlb_int5:1; /* RW */ unsigned long rdm_tlb_int6:1; /* RW */ unsigned long rdm_tlb_int7:1; /* RW */ unsigned long rdm_tlb_int8:1; /* RW */ unsigned long rdm_tlb_int9:1; /* RW */ unsigned long rdm_tlb_int10:1; /* RW */ unsigned long rdm_tlb_int11:1; /* RW */ unsigned long rdm_tlb_int12:1; /* RW */ unsigned long rdm_tlb_int13:1; /* RW */ unsigned long rdm_tlb_int14:1; /* RW */ unsigned long rdm_tlb_int15:1; /* RW */ unsigned long rdm_tlb_int16:1; /* RW */ unsigned long rdm_tlb_int17:1; /* RW */ unsigned long rdm_tlb_int18:1; /* RW */ unsigned long rdm_tlb_int19:1; /* RW */ unsigned long rdm_tlb_int20:1; /* RW */ unsigned long rdm_tlb_int21:1; /* RW */ unsigned long rdm_tlb_int22:1; /* RW */ unsigned long rdm_tlb_int23:1; /* RW */ unsigned long rsvd_38_63:26; } sy; /* UV5 unique struct */ struct uv5h_event_occurred1_s { unsigned long ipi_int:1; /* RW */ unsigned long extio_int0:1; /* RW */ unsigned long extio_int1:1; /* RW */ unsigned long extio_int2:1; /* RW */ unsigned long extio_int3:1; /* RW */ unsigned long profile_int:1; /* RW */ unsigned long bau_data:1; /* RW */ unsigned long proc_general:1; /* RW */ unsigned long xh_tlb_int0:1; /* RW */ unsigned long xh_tlb_int1:1; /* RW */ unsigned long xh_tlb_int2:1; /* RW */ unsigned long xh_tlb_int3:1; /* RW */ unsigned long xh_tlb_int4:1; /* RW */ unsigned long xh_tlb_int5:1; /* RW */ unsigned long rdm_tlb_int0:1; /* RW */ unsigned long rdm_tlb_int1:1; /* RW */ unsigned long rdm_tlb_int2:1; /* RW */ unsigned long rdm_tlb_int3:1; /* RW */ unsigned long rdm_tlb_int4:1; /* RW */ unsigned long rdm_tlb_int5:1; /* RW */ unsigned long rdm_tlb_int6:1; /* RW */ unsigned long rdm_tlb_int7:1; /* RW */ unsigned long rdm_tlb_int8:1; /* RW */ unsigned long rdm_tlb_int9:1; /* RW */ unsigned long rdm_tlb_int10:1; /* RW */ unsigned long rdm_tlb_int11:1; /* RW */ unsigned long rdm_tlb_int12:1; /* RW */ unsigned long rdm_tlb_int13:1; /* RW */ unsigned long rdm_tlb_int14:1; /* RW */ unsigned long rdm_tlb_int15:1; /* RW */ unsigned long rdm_tlb_int16:1; /* RW */ unsigned long rdm_tlb_int17:1; /* RW */ unsigned long rdm_tlb_int18:1; /* RW */ unsigned long rdm_tlb_int19:1; /* RW */ unsigned long rdm_tlb_int20:1; /* RW */ unsigned long rdm_tlb_int21:1; /* RW */ unsigned long rdm_tlb_int22:1; /* RW */ unsigned long rdm_tlb_int23:1; /* RW */ unsigned long rsvd_38_63:26; } s5; /* UV4 unique struct */ struct uv4h_event_occurred1_s { unsigned long profile_int:1; /* RW */ unsigned long bau_data:1; /* RW */ unsigned long proc_general:1; /* RW */ unsigned long gr0_tlb_int0:1; /* RW */ unsigned long gr0_tlb_int1:1; /* RW */ unsigned long gr0_tlb_int2:1; /* RW */ unsigned long gr0_tlb_int3:1; /* RW */ unsigned long gr0_tlb_int4:1; /* RW */ unsigned long gr0_tlb_int5:1; /* RW */ unsigned long gr0_tlb_int6:1; /* RW */ unsigned long gr0_tlb_int7:1; /* RW */ unsigned long gr0_tlb_int8:1; /* RW */ unsigned long gr0_tlb_int9:1; /* RW */ unsigned long gr0_tlb_int10:1; /* RW */ unsigned long gr0_tlb_int11:1; /* RW */ unsigned long gr0_tlb_int12:1; /* RW */ unsigned long gr0_tlb_int13:1; /* RW */ unsigned long gr0_tlb_int14:1; /* RW */ unsigned long gr0_tlb_int15:1; /* RW */ unsigned long gr0_tlb_int16:1; /* RW */ unsigned long gr0_tlb_int17:1; /* RW */ unsigned long gr0_tlb_int18:1; /* RW */ unsigned long gr0_tlb_int19:1; /* RW */ unsigned long gr0_tlb_int20:1; /* RW */ unsigned long gr0_tlb_int21:1; /* RW */ unsigned long gr0_tlb_int22:1; /* RW */ unsigned long gr0_tlb_int23:1; /* RW */ unsigned long gr1_tlb_int0:1; /* RW */ unsigned long gr1_tlb_int1:1; /* RW */ unsigned long gr1_tlb_int2:1; /* RW */ unsigned long gr1_tlb_int3:1; /* RW */ unsigned long gr1_tlb_int4:1; /* RW */ unsigned long gr1_tlb_int5:1; /* RW */ unsigned long gr1_tlb_int6:1; /* RW */ unsigned long gr1_tlb_int7:1; /* RW */ unsigned long gr1_tlb_int8:1; /* RW */ unsigned long gr1_tlb_int9:1; /* RW */ unsigned long gr1_tlb_int10:1; /* RW */ unsigned long gr1_tlb_int11:1; /* RW */ unsigned long gr1_tlb_int12:1; /* RW */ unsigned long gr1_tlb_int13:1; /* RW */ unsigned long gr1_tlb_int14:1; /* RW */ unsigned long gr1_tlb_int15:1; /* RW */ unsigned long gr1_tlb_int16:1; /* RW */ unsigned long gr1_tlb_int17:1; /* RW */ unsigned long gr1_tlb_int18:1; /* RW */ unsigned long gr1_tlb_int19:1; /* RW */ unsigned long gr1_tlb_int20:1; /* RW */ unsigned long gr1_tlb_int21:1; /* RW */ unsigned long gr1_tlb_int22:1; /* RW */ unsigned long gr1_tlb_int23:1; /* RW */ unsigned long rsvd_51_63:13; } s4; /* UV3 unique struct */ struct uv3h_event_occurred1_s { unsigned long bau_data:1; /* RW */ unsigned long power_management_req:1; /* RW */ unsigned long message_accelerator_int0:1; /* RW */ unsigned long message_accelerator_int1:1; /* RW */ unsigned long message_accelerator_int2:1; /* RW */ unsigned long message_accelerator_int3:1; /* RW */ unsigned long message_accelerator_int4:1; /* RW */ unsigned long message_accelerator_int5:1; /* RW */ unsigned long message_accelerator_int6:1; /* RW */ unsigned long message_accelerator_int7:1; /* RW */ unsigned long message_accelerator_int8:1; /* RW */ unsigned long message_accelerator_int9:1; /* RW */ unsigned long message_accelerator_int10:1; /* RW */ unsigned long message_accelerator_int11:1; /* RW */ unsigned long message_accelerator_int12:1; /* RW */ unsigned long message_accelerator_int13:1; /* RW */ unsigned long message_accelerator_int14:1; /* RW */ unsigned long message_accelerator_int15:1; /* RW */ unsigned long gr0_tlb_int0:1; /* RW */ unsigned long gr0_tlb_int1:1; /* RW */ unsigned long gr0_tlb_int2:1; /* RW */ unsigned long gr0_tlb_int3:1; /* RW */ unsigned long gr0_tlb_int4:1; /* RW */ unsigned long gr0_tlb_int5:1; /* RW */ unsigned long gr0_tlb_int6:1; /* RW */ unsigned long gr0_tlb_int7:1; /* RW */ unsigned long gr0_tlb_int8:1; /* RW */ unsigned long gr0_tlb_int9:1; /* RW */ unsigned long gr0_tlb_int10:1; /* RW */ unsigned long gr0_tlb_int11:1; /* RW */ unsigned long gr0_tlb_int12:1; /* RW */ unsigned long gr0_tlb_int13:1; /* RW */ unsigned long gr0_tlb_int14:1; /* RW */ unsigned long gr0_tlb_int15:1; /* RW */ unsigned long gr1_tlb_int0:1; /* RW */ unsigned long gr1_tlb_int1:1; /* RW */ unsigned long gr1_tlb_int2:1; /* RW */ unsigned long gr1_tlb_int3:1; /* RW */ unsigned long gr1_tlb_int4:1; /* RW */ unsigned long gr1_tlb_int5:1; /* RW */ unsigned long gr1_tlb_int6:1; /* RW */ unsigned long gr1_tlb_int7:1; /* RW */ unsigned long gr1_tlb_int8:1; /* RW */ unsigned long gr1_tlb_int9:1; /* RW */ unsigned long gr1_tlb_int10:1; /* RW */ unsigned long gr1_tlb_int11:1; /* RW */ unsigned long gr1_tlb_int12:1; /* RW */ unsigned long gr1_tlb_int13:1; /* RW */ unsigned long gr1_tlb_int14:1; /* RW */ unsigned long gr1_tlb_int15:1; /* RW */ unsigned long rtc_interval_int:1; /* RW */ unsigned long bau_dashboard_int:1; /* RW */ unsigned long rsvd_52_63:12; } s3; /* UV2 unique struct */ struct uv2h_event_occurred1_s { unsigned long bau_data:1; /* RW */ unsigned long power_management_req:1; /* RW */ unsigned long message_accelerator_int0:1; /* RW */ unsigned long message_accelerator_int1:1; /* RW */ unsigned long message_accelerator_int2:1; /* RW */ unsigned long message_accelerator_int3:1; /* RW */ unsigned long message_accelerator_int4:1; /* RW */ unsigned long message_accelerator_int5:1; /* RW */ unsigned long message_accelerator_int6:1; /* RW */ unsigned long message_accelerator_int7:1; /* RW */ unsigned long message_accelerator_int8:1; /* RW */ unsigned long message_accelerator_int9:1; /* RW */ unsigned long message_accelerator_int10:1; /* RW */ unsigned long message_accelerator_int11:1; /* RW */ unsigned long message_accelerator_int12:1; /* RW */ unsigned long message_accelerator_int13:1; /* RW */ unsigned long message_accelerator_int14:1; /* RW */ unsigned long message_accelerator_int15:1; /* RW */ unsigned long gr0_tlb_int0:1; /* RW */ unsigned long gr0_tlb_int1:1; /* RW */ unsigned long gr0_tlb_int2:1; /* RW */ unsigned long gr0_tlb_int3:1; /* RW */ unsigned long gr0_tlb_int4:1; /* RW */ unsigned long gr0_tlb_int5:1; /* RW */ unsigned long gr0_tlb_int6:1; /* RW */ unsigned long gr0_tlb_int7:1; /* RW */ unsigned long gr0_tlb_int8:1; /* RW */ unsigned long gr0_tlb_int9:1; /* RW */ unsigned long gr0_tlb_int10:1; /* RW */ unsigned long gr0_tlb_int11:1; /* RW */ unsigned long gr0_tlb_int12:1; /* RW */ unsigned long gr0_tlb_int13:1; /* RW */ unsigned long gr0_tlb_int14:1; /* RW */ unsigned long gr0_tlb_int15:1; /* RW */ unsigned long gr1_tlb_int0:1; /* RW */ unsigned long gr1_tlb_int1:1; /* RW */ unsigned long gr1_tlb_int2:1; /* RW */ unsigned long gr1_tlb_int3:1; /* RW */ unsigned long gr1_tlb_int4:1; /* RW */ unsigned long gr1_tlb_int5:1; /* RW */ unsigned long gr1_tlb_int6:1; /* RW */ unsigned long gr1_tlb_int7:1; /* RW */ unsigned long gr1_tlb_int8:1; /* RW */ unsigned long gr1_tlb_int9:1; /* RW */ unsigned long gr1_tlb_int10:1; /* RW */ unsigned long gr1_tlb_int11:1; /* RW */ unsigned long gr1_tlb_int12:1; /* RW */ unsigned long gr1_tlb_int13:1; /* RW */ unsigned long gr1_tlb_int14:1; /* RW */ unsigned long gr1_tlb_int15:1; /* RW */ unsigned long rtc_interval_int:1; /* RW */ unsigned long bau_dashboard_int:1; /* RW */ unsigned long rsvd_52_63:12; } s2; }; /* ========================================================================= */ /* UVH_EVENT_OCCURRED1_ALIAS */ /* ========================================================================= */ #define UVH_EVENT_OCCURRED1_ALIAS 0x70088UL /* ========================================================================= */ /* UVH_EVENT_OCCURRED2 */ /* ========================================================================= */ #define UVH_EVENT_OCCURRED2 0x70100UL /* UVYH common defines */ #define UVYH_EVENT_OCCURRED2_RTC_INTERVAL_INT_SHFT 0 #define UVYH_EVENT_OCCURRED2_RTC_INTERVAL_INT_MASK 0x0000000000000001UL #define UVYH_EVENT_OCCURRED2_BAU_DASHBOARD_INT_SHFT 1 #define UVYH_EVENT_OCCURRED2_BAU_DASHBOARD_INT_MASK 0x0000000000000002UL #define UVYH_EVENT_OCCURRED2_RTC_0_SHFT 2 #define UVYH_EVENT_OCCURRED2_RTC_0_MASK 0x0000000000000004UL #define UVYH_EVENT_OCCURRED2_RTC_1_SHFT 3 #define UVYH_EVENT_OCCURRED2_RTC_1_MASK 0x0000000000000008UL #define UVYH_EVENT_OCCURRED2_RTC_2_SHFT 4 #define UVYH_EVENT_OCCURRED2_RTC_2_MASK 0x0000000000000010UL #define UVYH_EVENT_OCCURRED2_RTC_3_SHFT 5 #define UVYH_EVENT_OCCURRED2_RTC_3_MASK 0x0000000000000020UL #define UVYH_EVENT_OCCURRED2_RTC_4_SHFT 6 #define UVYH_EVENT_OCCURRED2_RTC_4_MASK 0x0000000000000040UL #define UVYH_EVENT_OCCURRED2_RTC_5_SHFT 7 #define UVYH_EVENT_OCCURRED2_RTC_5_MASK 0x0000000000000080UL #define UVYH_EVENT_OCCURRED2_RTC_6_SHFT 8 #define UVYH_EVENT_OCCURRED2_RTC_6_MASK 0x0000000000000100UL #define UVYH_EVENT_OCCURRED2_RTC_7_SHFT 9 #define UVYH_EVENT_OCCURRED2_RTC_7_MASK 0x0000000000000200UL #define UVYH_EVENT_OCCURRED2_RTC_8_SHFT 10 #define UVYH_EVENT_OCCURRED2_RTC_8_MASK 0x0000000000000400UL #define UVYH_EVENT_OCCURRED2_RTC_9_SHFT 11 #define UVYH_EVENT_OCCURRED2_RTC_9_MASK 0x0000000000000800UL #define UVYH_EVENT_OCCURRED2_RTC_10_SHFT 12 #define UVYH_EVENT_OCCURRED2_RTC_10_MASK 0x0000000000001000UL #define UVYH_EVENT_OCCURRED2_RTC_11_SHFT 13 #define UVYH_EVENT_OCCURRED2_RTC_11_MASK 0x0000000000002000UL #define UVYH_EVENT_OCCURRED2_RTC_12_SHFT 14 #define UVYH_EVENT_OCCURRED2_RTC_12_MASK 0x0000000000004000UL #define UVYH_EVENT_OCCURRED2_RTC_13_SHFT 15 #define UVYH_EVENT_OCCURRED2_RTC_13_MASK 0x0000000000008000UL #define UVYH_EVENT_OCCURRED2_RTC_14_SHFT 16 #define UVYH_EVENT_OCCURRED2_RTC_14_MASK 0x0000000000010000UL #define UVYH_EVENT_OCCURRED2_RTC_15_SHFT 17 #define UVYH_EVENT_OCCURRED2_RTC_15_MASK 0x0000000000020000UL #define UVYH_EVENT_OCCURRED2_RTC_16_SHFT 18 #define UVYH_EVENT_OCCURRED2_RTC_16_MASK 0x0000000000040000UL #define UVYH_EVENT_OCCURRED2_RTC_17_SHFT 19 #define UVYH_EVENT_OCCURRED2_RTC_17_MASK 0x0000000000080000UL #define UVYH_EVENT_OCCURRED2_RTC_18_SHFT 20 #define UVYH_EVENT_OCCURRED2_RTC_18_MASK 0x0000000000100000UL #define UVYH_EVENT_OCCURRED2_RTC_19_SHFT 21 #define UVYH_EVENT_OCCURRED2_RTC_19_MASK 0x0000000000200000UL #define UVYH_EVENT_OCCURRED2_RTC_20_SHFT 22 #define UVYH_EVENT_OCCURRED2_RTC_20_MASK 0x0000000000400000UL #define UVYH_EVENT_OCCURRED2_RTC_21_SHFT 23 #define UVYH_EVENT_OCCURRED2_RTC_21_MASK 0x0000000000800000UL #define UVYH_EVENT_OCCURRED2_RTC_22_SHFT 24 #define UVYH_EVENT_OCCURRED2_RTC_22_MASK 0x0000000001000000UL #define UVYH_EVENT_OCCURRED2_RTC_23_SHFT 25 #define UVYH_EVENT_OCCURRED2_RTC_23_MASK 0x0000000002000000UL #define UVYH_EVENT_OCCURRED2_RTC_24_SHFT 26 #define UVYH_EVENT_OCCURRED2_RTC_24_MASK 0x0000000004000000UL #define UVYH_EVENT_OCCURRED2_RTC_25_SHFT 27 #define UVYH_EVENT_OCCURRED2_RTC_25_MASK 0x0000000008000000UL #define UVYH_EVENT_OCCURRED2_RTC_26_SHFT 28 #define UVYH_EVENT_OCCURRED2_RTC_26_MASK 0x0000000010000000UL #define UVYH_EVENT_OCCURRED2_RTC_27_SHFT 29 #define UVYH_EVENT_OCCURRED2_RTC_27_MASK 0x0000000020000000UL #define UVYH_EVENT_OCCURRED2_RTC_28_SHFT 30 #define UVYH_EVENT_OCCURRED2_RTC_28_MASK 0x0000000040000000UL #define UVYH_EVENT_OCCURRED2_RTC_29_SHFT 31 #define UVYH_EVENT_OCCURRED2_RTC_29_MASK 0x0000000080000000UL #define UVYH_EVENT_OCCURRED2_RTC_30_SHFT 32 #define UVYH_EVENT_OCCURRED2_RTC_30_MASK 0x0000000100000000UL #define UVYH_EVENT_OCCURRED2_RTC_31_SHFT 33 #define UVYH_EVENT_OCCURRED2_RTC_31_MASK 0x0000000200000000UL /* UV4 unique defines */ #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT0_SHFT 0 #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT0_MASK 0x0000000000000001UL #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT1_SHFT 1 #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT1_MASK 0x0000000000000002UL #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT2_SHFT 2 #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT2_MASK 0x0000000000000004UL #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT3_SHFT 3 #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT3_MASK 0x0000000000000008UL #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT4_SHFT 4 #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT4_MASK 0x0000000000000010UL #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT5_SHFT 5 #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT5_MASK 0x0000000000000020UL #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT6_SHFT 6 #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT6_MASK 0x0000000000000040UL #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT7_SHFT 7 #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT7_MASK 0x0000000000000080UL #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT8_SHFT 8 #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT8_MASK 0x0000000000000100UL #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT9_SHFT 9 #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT9_MASK 0x0000000000000200UL #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT10_SHFT 10 #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT10_MASK 0x0000000000000400UL #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT11_SHFT 11 #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT11_MASK 0x0000000000000800UL #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT12_SHFT 12 #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT12_MASK 0x0000000000001000UL #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT13_SHFT 13 #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT13_MASK 0x0000000000002000UL #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT14_SHFT 14 #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT14_MASK 0x0000000000004000UL #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT15_SHFT 15 #define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT15_MASK 0x0000000000008000UL #define UV4H_EVENT_OCCURRED2_RTC_INTERVAL_INT_SHFT 16 #define UV4H_EVENT_OCCURRED2_RTC_INTERVAL_INT_MASK 0x0000000000010000UL #define UV4H_EVENT_OCCURRED2_BAU_DASHBOARD_INT_SHFT 17 #define UV4H_EVENT_OCCURRED2_BAU_DASHBOARD_INT_MASK 0x0000000000020000UL #define UV4H_EVENT_OCCURRED2_RTC_0_SHFT 18 #define UV4H_EVENT_OCCURRED2_RTC_0_MASK 0x0000000000040000UL #define UV4H_EVENT_OCCURRED2_RTC_1_SHFT 19 #define UV4H_EVENT_OCCURRED2_RTC_1_MASK 0x0000000000080000UL #define UV4H_EVENT_OCCURRED2_RTC_2_SHFT 20 #define UV4H_EVENT_OCCURRED2_RTC_2_MASK 0x0000000000100000UL #define UV4H_EVENT_OCCURRED2_RTC_3_SHFT 21 #define UV4H_EVENT_OCCURRED2_RTC_3_MASK 0x0000000000200000UL #define UV4H_EVENT_OCCURRED2_RTC_4_SHFT 22 #define UV4H_EVENT_OCCURRED2_RTC_4_MASK 0x0000000000400000UL #define UV4H_EVENT_OCCURRED2_RTC_5_SHFT 23 #define UV4H_EVENT_OCCURRED2_RTC_5_MASK 0x0000000000800000UL #define UV4H_EVENT_OCCURRED2_RTC_6_SHFT 24 #define UV4H_EVENT_OCCURRED2_RTC_6_MASK 0x0000000001000000UL #define UV4H_EVENT_OCCURRED2_RTC_7_SHFT 25 #define UV4H_EVENT_OCCURRED2_RTC_7_MASK 0x0000000002000000UL #define UV4H_EVENT_OCCURRED2_RTC_8_SHFT 26 #define UV4H_EVENT_OCCURRED2_RTC_8_MASK 0x0000000004000000UL #define UV4H_EVENT_OCCURRED2_RTC_9_SHFT 27 #define UV4H_EVENT_OCCURRED2_RTC_9_MASK 0x0000000008000000UL #define UV4H_EVENT_OCCURRED2_RTC_10_SHFT 28 #define UV4H_EVENT_OCCURRED2_RTC_10_MASK 0x0000000010000000UL #define UV4H_EVENT_OCCURRED2_RTC_11_SHFT 29 #define UV4H_EVENT_OCCURRED2_RTC_11_MASK 0x0000000020000000UL #define UV4H_EVENT_OCCURRED2_RTC_12_SHFT 30 #define UV4H_EVENT_OCCURRED2_RTC_12_MASK 0x0000000040000000UL #define UV4H_EVENT_OCCURRED2_RTC_13_SHFT 31 #define UV4H_EVENT_OCCURRED2_RTC_13_MASK 0x0000000080000000UL #define UV4H_EVENT_OCCURRED2_RTC_14_SHFT 32 #define UV4H_EVENT_OCCURRED2_RTC_14_MASK 0x0000000100000000UL #define UV4H_EVENT_OCCURRED2_RTC_15_SHFT 33 #define UV4H_EVENT_OCCURRED2_RTC_15_MASK 0x0000000200000000UL #define UV4H_EVENT_OCCURRED2_RTC_16_SHFT 34 #define UV4H_EVENT_OCCURRED2_RTC_16_MASK 0x0000000400000000UL #define UV4H_EVENT_OCCURRED2_RTC_17_SHFT 35 #define UV4H_EVENT_OCCURRED2_RTC_17_MASK 0x0000000800000000UL #define UV4H_EVENT_OCCURRED2_RTC_18_SHFT 36 #define UV4H_EVENT_OCCURRED2_RTC_18_MASK 0x0000001000000000UL #define UV4H_EVENT_OCCURRED2_RTC_19_SHFT 37 #define UV4H_EVENT_OCCURRED2_RTC_19_MASK 0x0000002000000000UL #define UV4H_EVENT_OCCURRED2_RTC_20_SHFT 38 #define UV4H_EVENT_OCCURRED2_RTC_20_MASK 0x0000004000000000UL #define UV4H_EVENT_OCCURRED2_RTC_21_SHFT 39 #define UV4H_EVENT_OCCURRED2_RTC_21_MASK 0x0000008000000000UL #define UV4H_EVENT_OCCURRED2_RTC_22_SHFT 40 #define UV4H_EVENT_OCCURRED2_RTC_22_MASK 0x0000010000000000UL #define UV4H_EVENT_OCCURRED2_RTC_23_SHFT 41 #define UV4H_EVENT_OCCURRED2_RTC_23_MASK 0x0000020000000000UL #define UV4H_EVENT_OCCURRED2_RTC_24_SHFT 42 #define UV4H_EVENT_OCCURRED2_RTC_24_MASK 0x0000040000000000UL #define UV4H_EVENT_OCCURRED2_RTC_25_SHFT 43 #define UV4H_EVENT_OCCURRED2_RTC_25_MASK 0x0000080000000000UL #define UV4H_EVENT_OCCURRED2_RTC_26_SHFT 44 #define UV4H_EVENT_OCCURRED2_RTC_26_MASK 0x0000100000000000UL #define UV4H_EVENT_OCCURRED2_RTC_27_SHFT 45 #define UV4H_EVENT_OCCURRED2_RTC_27_MASK 0x0000200000000000UL #define UV4H_EVENT_OCCURRED2_RTC_28_SHFT 46 #define UV4H_EVENT_OCCURRED2_RTC_28_MASK 0x0000400000000000UL #define UV4H_EVENT_OCCURRED2_RTC_29_SHFT 47 #define UV4H_EVENT_OCCURRED2_RTC_29_MASK 0x0000800000000000UL #define UV4H_EVENT_OCCURRED2_RTC_30_SHFT 48 #define UV4H_EVENT_OCCURRED2_RTC_30_MASK 0x0001000000000000UL #define UV4H_EVENT_OCCURRED2_RTC_31_SHFT 49 #define UV4H_EVENT_OCCURRED2_RTC_31_MASK 0x0002000000000000UL /* UV3 unique defines */ #define UV3H_EVENT_OCCURRED2_RTC_0_SHFT 0 #define UV3H_EVENT_OCCURRED2_RTC_0_MASK 0x0000000000000001UL #define UV3H_EVENT_OCCURRED2_RTC_1_SHFT 1 #define UV3H_EVENT_OCCURRED2_RTC_1_MASK 0x0000000000000002UL #define UV3H_EVENT_OCCURRED2_RTC_2_SHFT 2 #define UV3H_EVENT_OCCURRED2_RTC_2_MASK 0x0000000000000004UL #define UV3H_EVENT_OCCURRED2_RTC_3_SHFT 3 #define UV3H_EVENT_OCCURRED2_RTC_3_MASK 0x0000000000000008UL #define UV3H_EVENT_OCCURRED2_RTC_4_SHFT 4 #define UV3H_EVENT_OCCURRED2_RTC_4_MASK 0x0000000000000010UL #define UV3H_EVENT_OCCURRED2_RTC_5_SHFT 5 #define UV3H_EVENT_OCCURRED2_RTC_5_MASK 0x0000000000000020UL #define UV3H_EVENT_OCCURRED2_RTC_6_SHFT 6 #define UV3H_EVENT_OCCURRED2_RTC_6_MASK 0x0000000000000040UL #define UV3H_EVENT_OCCURRED2_RTC_7_SHFT 7 #define UV3H_EVENT_OCCURRED2_RTC_7_MASK 0x0000000000000080UL #define UV3H_EVENT_OCCURRED2_RTC_8_SHFT 8 #define UV3H_EVENT_OCCURRED2_RTC_8_MASK 0x0000000000000100UL #define UV3H_EVENT_OCCURRED2_RTC_9_SHFT 9 #define UV3H_EVENT_OCCURRED2_RTC_9_MASK 0x0000000000000200UL #define UV3H_EVENT_OCCURRED2_RTC_10_SHFT 10 #define UV3H_EVENT_OCCURRED2_RTC_10_MASK 0x0000000000000400UL #define UV3H_EVENT_OCCURRED2_RTC_11_SHFT 11 #define UV3H_EVENT_OCCURRED2_RTC_11_MASK 0x0000000000000800UL #define UV3H_EVENT_OCCURRED2_RTC_12_SHFT 12 #define UV3H_EVENT_OCCURRED2_RTC_12_MASK 0x0000000000001000UL #define UV3H_EVENT_OCCURRED2_RTC_13_SHFT 13 #define UV3H_EVENT_OCCURRED2_RTC_13_MASK 0x0000000000002000UL #define UV3H_EVENT_OCCURRED2_RTC_14_SHFT 14 #define UV3H_EVENT_OCCURRED2_RTC_14_MASK 0x0000000000004000UL #define UV3H_EVENT_OCCURRED2_RTC_15_SHFT 15 #define UV3H_EVENT_OCCURRED2_RTC_15_MASK 0x0000000000008000UL #define UV3H_EVENT_OCCURRED2_RTC_16_SHFT 16 #define UV3H_EVENT_OCCURRED2_RTC_16_MASK 0x0000000000010000UL #define UV3H_EVENT_OCCURRED2_RTC_17_SHFT 17 #define UV3H_EVENT_OCCURRED2_RTC_17_MASK 0x0000000000020000UL #define UV3H_EVENT_OCCURRED2_RTC_18_SHFT 18 #define UV3H_EVENT_OCCURRED2_RTC_18_MASK 0x0000000000040000UL #define UV3H_EVENT_OCCURRED2_RTC_19_SHFT 19 #define UV3H_EVENT_OCCURRED2_RTC_19_MASK 0x0000000000080000UL #define UV3H_EVENT_OCCURRED2_RTC_20_SHFT 20 #define UV3H_EVENT_OCCURRED2_RTC_20_MASK 0x0000000000100000UL #define UV3H_EVENT_OCCURRED2_RTC_21_SHFT 21 #define UV3H_EVENT_OCCURRED2_RTC_21_MASK 0x0000000000200000UL #define UV3H_EVENT_OCCURRED2_RTC_22_SHFT 22 #define UV3H_EVENT_OCCURRED2_RTC_22_MASK 0x0000000000400000UL #define UV3H_EVENT_OCCURRED2_RTC_23_SHFT 23 #define UV3H_EVENT_OCCURRED2_RTC_23_MASK 0x0000000000800000UL #define UV3H_EVENT_OCCURRED2_RTC_24_SHFT 24 #define UV3H_EVENT_OCCURRED2_RTC_24_MASK 0x0000000001000000UL #define UV3H_EVENT_OCCURRED2_RTC_25_SHFT 25 #define UV3H_EVENT_OCCURRED2_RTC_25_MASK 0x0000000002000000UL #define UV3H_EVENT_OCCURRED2_RTC_26_SHFT 26 #define UV3H_EVENT_OCCURRED2_RTC_26_MASK 0x0000000004000000UL #define UV3H_EVENT_OCCURRED2_RTC_27_SHFT 27 #define UV3H_EVENT_OCCURRED2_RTC_27_MASK 0x0000000008000000UL #define UV3H_EVENT_OCCURRED2_RTC_28_SHFT 28 #define UV3H_EVENT_OCCURRED2_RTC_28_MASK 0x0000000010000000UL #define UV3H_EVENT_OCCURRED2_RTC_29_SHFT 29 #define UV3H_EVENT_OCCURRED2_RTC_29_MASK 0x0000000020000000UL #define UV3H_EVENT_OCCURRED2_RTC_30_SHFT 30 #define UV3H_EVENT_OCCURRED2_RTC_30_MASK 0x0000000040000000UL #define UV3H_EVENT_OCCURRED2_RTC_31_SHFT 31 #define UV3H_EVENT_OCCURRED2_RTC_31_MASK 0x0000000080000000UL /* UV2 unique defines */ #define UV2H_EVENT_OCCURRED2_RTC_0_SHFT 0 #define UV2H_EVENT_OCCURRED2_RTC_0_MASK 0x0000000000000001UL #define UV2H_EVENT_OCCURRED2_RTC_1_SHFT 1 #define UV2H_EVENT_OCCURRED2_RTC_1_MASK 0x0000000000000002UL #define UV2H_EVENT_OCCURRED2_RTC_2_SHFT 2 #define UV2H_EVENT_OCCURRED2_RTC_2_MASK 0x0000000000000004UL #define UV2H_EVENT_OCCURRED2_RTC_3_SHFT 3 #define UV2H_EVENT_OCCURRED2_RTC_3_MASK 0x0000000000000008UL #define UV2H_EVENT_OCCURRED2_RTC_4_SHFT 4 #define UV2H_EVENT_OCCURRED2_RTC_4_MASK 0x0000000000000010UL #define UV2H_EVENT_OCCURRED2_RTC_5_SHFT 5 #define UV2H_EVENT_OCCURRED2_RTC_5_MASK 0x0000000000000020UL #define UV2H_EVENT_OCCURRED2_RTC_6_SHFT 6 #define UV2H_EVENT_OCCURRED2_RTC_6_MASK 0x0000000000000040UL #define UV2H_EVENT_OCCURRED2_RTC_7_SHFT 7 #define UV2H_EVENT_OCCURRED2_RTC_7_MASK 0x0000000000000080UL #define UV2H_EVENT_OCCURRED2_RTC_8_SHFT 8 #define UV2H_EVENT_OCCURRED2_RTC_8_MASK 0x0000000000000100UL #define UV2H_EVENT_OCCURRED2_RTC_9_SHFT 9 #define UV2H_EVENT_OCCURRED2_RTC_9_MASK 0x0000000000000200UL #define UV2H_EVENT_OCCURRED2_RTC_10_SHFT 10 #define UV2H_EVENT_OCCURRED2_RTC_10_MASK 0x0000000000000400UL #define UV2H_EVENT_OCCURRED2_RTC_11_SHFT 11 #define UV2H_EVENT_OCCURRED2_RTC_11_MASK 0x0000000000000800UL #define UV2H_EVENT_OCCURRED2_RTC_12_SHFT 12 #define UV2H_EVENT_OCCURRED2_RTC_12_MASK 0x0000000000001000UL #define UV2H_EVENT_OCCURRED2_RTC_13_SHFT 13 #define UV2H_EVENT_OCCURRED2_RTC_13_MASK 0x0000000000002000UL #define UV2H_EVENT_OCCURRED2_RTC_14_SHFT 14 #define UV2H_EVENT_OCCURRED2_RTC_14_MASK 0x0000000000004000UL #define UV2H_EVENT_OCCURRED2_RTC_15_SHFT 15 #define UV2H_EVENT_OCCURRED2_RTC_15_MASK 0x0000000000008000UL #define UV2H_EVENT_OCCURRED2_RTC_16_SHFT 16 #define UV2H_EVENT_OCCURRED2_RTC_16_MASK 0x0000000000010000UL #define UV2H_EVENT_OCCURRED2_RTC_17_SHFT 17 #define UV2H_EVENT_OCCURRED2_RTC_17_MASK 0x0000000000020000UL #define UV2H_EVENT_OCCURRED2_RTC_18_SHFT 18 #define UV2H_EVENT_OCCURRED2_RTC_18_MASK 0x0000000000040000UL #define UV2H_EVENT_OCCURRED2_RTC_19_SHFT 19 #define UV2H_EVENT_OCCURRED2_RTC_19_MASK 0x0000000000080000UL #define UV2H_EVENT_OCCURRED2_RTC_20_SHFT 20 #define UV2H_EVENT_OCCURRED2_RTC_20_MASK 0x0000000000100000UL #define UV2H_EVENT_OCCURRED2_RTC_21_SHFT 21 #define UV2H_EVENT_OCCURRED2_RTC_21_MASK 0x0000000000200000UL #define UV2H_EVENT_OCCURRED2_RTC_22_SHFT 22 #define UV2H_EVENT_OCCURRED2_RTC_22_MASK 0x0000000000400000UL #define UV2H_EVENT_OCCURRED2_RTC_23_SHFT 23 #define UV2H_EVENT_OCCURRED2_RTC_23_MASK 0x0000000000800000UL #define UV2H_EVENT_OCCURRED2_RTC_24_SHFT 24 #define UV2H_EVENT_OCCURRED2_RTC_24_MASK 0x0000000001000000UL #define UV2H_EVENT_OCCURRED2_RTC_25_SHFT 25 #define UV2H_EVENT_OCCURRED2_RTC_25_MASK 0x0000000002000000UL #define UV2H_EVENT_OCCURRED2_RTC_26_SHFT 26 #define UV2H_EVENT_OCCURRED2_RTC_26_MASK 0x0000000004000000UL #define UV2H_EVENT_OCCURRED2_RTC_27_SHFT 27 #define UV2H_EVENT_OCCURRED2_RTC_27_MASK 0x0000000008000000UL #define UV2H_EVENT_OCCURRED2_RTC_28_SHFT 28 #define UV2H_EVENT_OCCURRED2_RTC_28_MASK 0x0000000010000000UL #define UV2H_EVENT_OCCURRED2_RTC_29_SHFT 29 #define UV2H_EVENT_OCCURRED2_RTC_29_MASK 0x0000000020000000UL #define UV2H_EVENT_OCCURRED2_RTC_30_SHFT 30 #define UV2H_EVENT_OCCURRED2_RTC_30_MASK 0x0000000040000000UL #define UV2H_EVENT_OCCURRED2_RTC_31_SHFT 31 #define UV2H_EVENT_OCCURRED2_RTC_31_MASK 0x0000000080000000UL #define UVH_EVENT_OCCURRED2_RTC_1_MASK ( \ is_uv(UV5) ? 0x0000000000000008UL : \ is_uv(UV4) ? 0x0000000000080000UL : \ is_uv(UV3) ? 0x0000000000000002UL : \ is_uv(UV2) ? 0x0000000000000002UL : \ 0) #define UVH_EVENT_OCCURRED2_RTC_1_SHFT ( \ is_uv(UV5) ? 3 : \ is_uv(UV4) ? 19 : \ is_uv(UV3) ? 1 : \ is_uv(UV2) ? 1 : \ -1) union uvyh_event_occurred2_u { unsigned long v; /* UVYH common struct */ struct uvyh_event_occurred2_s { unsigned long rtc_interval_int:1; /* RW */ unsigned long bau_dashboard_int:1; /* RW */ unsigned long rtc_0:1; /* RW */ unsigned long rtc_1:1; /* RW */ unsigned long rtc_2:1; /* RW */ unsigned long rtc_3:1; /* RW */ unsigned long rtc_4:1; /* RW */ unsigned long rtc_5:1; /* RW */ unsigned long rtc_6:1; /* RW */ unsigned long rtc_7:1; /* RW */ unsigned long rtc_8:1; /* RW */ unsigned long rtc_9:1; /* RW */ unsigned long rtc_10:1; /* RW */ unsigned long rtc_11:1; /* RW */ unsigned long rtc_12:1; /* RW */ unsigned long rtc_13:1; /* RW */ unsigned long rtc_14:1; /* RW */ unsigned long rtc_15:1; /* RW */ unsigned long rtc_16:1; /* RW */ unsigned long rtc_17:1; /* RW */ unsigned long rtc_18:1; /* RW */ unsigned long rtc_19:1; /* RW */ unsigned long rtc_20:1; /* RW */ unsigned long rtc_21:1; /* RW */ unsigned long rtc_22:1; /* RW */ unsigned long rtc_23:1; /* RW */ unsigned long rtc_24:1; /* RW */ unsigned long rtc_25:1; /* RW */ unsigned long rtc_26:1; /* RW */ unsigned long rtc_27:1; /* RW */ unsigned long rtc_28:1; /* RW */ unsigned long rtc_29:1; /* RW */ unsigned long rtc_30:1; /* RW */ unsigned long rtc_31:1; /* RW */ unsigned long rsvd_34_63:30; } sy; /* UV5 unique struct */ struct uv5h_event_occurred2_s { unsigned long rtc_interval_int:1; /* RW */ unsigned long bau_dashboard_int:1; /* RW */ unsigned long rtc_0:1; /* RW */ unsigned long rtc_1:1; /* RW */ unsigned long rtc_2:1; /* RW */ unsigned long rtc_3:1; /* RW */ unsigned long rtc_4:1; /* RW */ unsigned long rtc_5:1; /* RW */ unsigned long rtc_6:1; /* RW */ unsigned long rtc_7:1; /* RW */ unsigned long rtc_8:1; /* RW */ unsigned long rtc_9:1; /* RW */ unsigned long rtc_10:1; /* RW */ unsigned long rtc_11:1; /* RW */ unsigned long rtc_12:1; /* RW */ unsigned long rtc_13:1; /* RW */ unsigned long rtc_14:1; /* RW */ unsigned long rtc_15:1; /* RW */ unsigned long rtc_16:1; /* RW */ unsigned long rtc_17:1; /* RW */ unsigned long rtc_18:1; /* RW */ unsigned long rtc_19:1; /* RW */ unsigned long rtc_20:1; /* RW */ unsigned long rtc_21:1; /* RW */ unsigned long rtc_22:1; /* RW */ unsigned long rtc_23:1; /* RW */ unsigned long rtc_24:1; /* RW */ unsigned long rtc_25:1; /* RW */ unsigned long rtc_26:1; /* RW */ unsigned long rtc_27:1; /* RW */ unsigned long rtc_28:1; /* RW */ unsigned long rtc_29:1; /* RW */ unsigned long rtc_30:1; /* RW */ unsigned long rtc_31:1; /* RW */ unsigned long rsvd_34_63:30; } s5; /* UV4 unique struct */ struct uv4h_event_occurred2_s { unsigned long message_accelerator_int0:1; /* RW */ unsigned long message_accelerator_int1:1; /* RW */ unsigned long message_accelerator_int2:1; /* RW */ unsigned long message_accelerator_int3:1; /* RW */ unsigned long message_accelerator_int4:1; /* RW */ unsigned long message_accelerator_int5:1; /* RW */ unsigned long message_accelerator_int6:1; /* RW */ unsigned long message_accelerator_int7:1; /* RW */ unsigned long message_accelerator_int8:1; /* RW */ unsigned long message_accelerator_int9:1; /* RW */ unsigned long message_accelerator_int10:1; /* RW */ unsigned long message_accelerator_int11:1; /* RW */ unsigned long message_accelerator_int12:1; /* RW */ unsigned long message_accelerator_int13:1; /* RW */ unsigned long message_accelerator_int14:1; /* RW */ unsigned long message_accelerator_int15:1; /* RW */ unsigned long rtc_interval_int:1; /* RW */ unsigned long bau_dashboard_int:1; /* RW */ unsigned long rtc_0:1; /* RW */ unsigned long rtc_1:1; /* RW */ unsigned long rtc_2:1; /* RW */ unsigned long rtc_3:1; /* RW */ unsigned long rtc_4:1; /* RW */ unsigned long rtc_5:1; /* RW */ unsigned long rtc_6:1; /* RW */ unsigned long rtc_7:1; /* RW */ unsigned long rtc_8:1; /* RW */ unsigned long rtc_9:1; /* RW */ unsigned long rtc_10:1; /* RW */ unsigned long rtc_11:1; /* RW */ unsigned long rtc_12:1; /* RW */ unsigned long rtc_13:1; /* RW */ unsigned long rtc_14:1; /* RW */ unsigned long rtc_15:1; /* RW */ unsigned long rtc_16:1; /* RW */ unsigned long rtc_17:1; /* RW */ unsigned long rtc_18:1; /* RW */ unsigned long rtc_19:1; /* RW */ unsigned long rtc_20:1; /* RW */ unsigned long rtc_21:1; /* RW */ unsigned long rtc_22:1; /* RW */ unsigned long rtc_23:1; /* RW */ unsigned long rtc_24:1; /* RW */ unsigned long rtc_25:1; /* RW */ unsigned long rtc_26:1; /* RW */ unsigned long rtc_27:1; /* RW */ unsigned long rtc_28:1; /* RW */ unsigned long rtc_29:1; /* RW */ unsigned long rtc_30:1; /* RW */ unsigned long rtc_31:1; /* RW */ unsigned long rsvd_50_63:14; } s4; /* UV3 unique struct */ struct uv3h_event_occurred2_s { unsigned long rtc_0:1; /* RW */ unsigned long rtc_1:1; /* RW */ unsigned long rtc_2:1; /* RW */ unsigned long rtc_3:1; /* RW */ unsigned long rtc_4:1; /* RW */ unsigned long rtc_5:1; /* RW */ unsigned long rtc_6:1; /* RW */ unsigned long rtc_7:1; /* RW */ unsigned long rtc_8:1; /* RW */ unsigned long rtc_9:1; /* RW */ unsigned long rtc_10:1; /* RW */ unsigned long rtc_11:1; /* RW */ unsigned long rtc_12:1; /* RW */ unsigned long rtc_13:1; /* RW */ unsigned long rtc_14:1; /* RW */ unsigned long rtc_15:1; /* RW */ unsigned long rtc_16:1; /* RW */ unsigned long rtc_17:1; /* RW */ unsigned long rtc_18:1; /* RW */ unsigned long rtc_19:1; /* RW */ unsigned long rtc_20:1; /* RW */ unsigned long rtc_21:1; /* RW */ unsigned long rtc_22:1; /* RW */ unsigned long rtc_23:1; /* RW */ unsigned long rtc_24:1; /* RW */ unsigned long rtc_25:1; /* RW */ unsigned long rtc_26:1; /* RW */ unsigned long rtc_27:1; /* RW */ unsigned long rtc_28:1; /* RW */ unsigned long rtc_29:1; /* RW */ unsigned long rtc_30:1; /* RW */ unsigned long rtc_31:1; /* RW */ unsigned long rsvd_32_63:32; } s3; /* UV2 unique struct */ struct uv2h_event_occurred2_s { unsigned long rtc_0:1; /* RW */ unsigned long rtc_1:1; /* RW */ unsigned long rtc_2:1; /* RW */ unsigned long rtc_3:1; /* RW */ unsigned long rtc_4:1; /* RW */ unsigned long rtc_5:1; /* RW */ unsigned long rtc_6:1; /* RW */ unsigned long rtc_7:1; /* RW */ unsigned long rtc_8:1; /* RW */ unsigned long rtc_9:1; /* RW */ unsigned long rtc_10:1; /* RW */ unsigned long rtc_11:1; /* RW */ unsigned long rtc_12:1; /* RW */ unsigned long rtc_13:1; /* RW */ unsigned long rtc_14:1; /* RW */ unsigned long rtc_15:1; /* RW */ unsigned long rtc_16:1; /* RW */ unsigned long rtc_17:1; /* RW */ unsigned long rtc_18:1; /* RW */ unsigned long rtc_19:1; /* RW */ unsigned long rtc_20:1; /* RW */ unsigned long rtc_21:1; /* RW */ unsigned long rtc_22:1; /* RW */ unsigned long rtc_23:1; /* RW */ unsigned long rtc_24:1; /* RW */ unsigned long rtc_25:1; /* RW */ unsigned long rtc_26:1; /* RW */ unsigned long rtc_27:1; /* RW */ unsigned long rtc_28:1; /* RW */ unsigned long rtc_29:1; /* RW */ unsigned long rtc_30:1; /* RW */ unsigned long rtc_31:1; /* RW */ unsigned long rsvd_32_63:32; } s2; }; /* ========================================================================= */ /* UVH_EVENT_OCCURRED2_ALIAS */ /* ========================================================================= */ #define UVH_EVENT_OCCURRED2_ALIAS 0x70108UL /* ========================================================================= */ /* UVH_EXTIO_INT0_BROADCAST */ /* ========================================================================= */ #define UVH_EXTIO_INT0_BROADCAST 0x61448UL /* UVH common defines*/ #define UVH_EXTIO_INT0_BROADCAST_ENABLE_SHFT 0 #define UVH_EXTIO_INT0_BROADCAST_ENABLE_MASK 0x0000000000000001UL union uvh_extio_int0_broadcast_u { unsigned long v; /* UVH common struct */ struct uvh_extio_int0_broadcast_s { unsigned long enable:1; /* RW */ unsigned long rsvd_1_63:63; } s; /* UV5 unique struct */ struct uv5h_extio_int0_broadcast_s { unsigned long enable:1; /* RW */ unsigned long rsvd_1_63:63; } s5; /* UV4 unique struct */ struct uv4h_extio_int0_broadcast_s { unsigned long enable:1; /* RW */ unsigned long rsvd_1_63:63; } s4; /* UV3 unique struct */ struct uv3h_extio_int0_broadcast_s { unsigned long enable:1; /* RW */ unsigned long rsvd_1_63:63; } s3; /* UV2 unique struct */ struct uv2h_extio_int0_broadcast_s { unsigned long enable:1; /* RW */ unsigned long rsvd_1_63:63; } s2; }; /* ========================================================================= */ /* UVH_GR0_GAM_GR_CONFIG */ /* ========================================================================= */ #define UVH_GR0_GAM_GR_CONFIG ( \ is_uv(UV5) ? 0x600028UL : \ is_uv(UV4) ? 0x600028UL : \ is_uv(UV3) ? 0xc00028UL : \ is_uv(UV2) ? 0xc00028UL : \ 0) /* UVYH common defines */ #define UVYH_GR0_GAM_GR_CONFIG_SUBSPACE_SHFT 10 #define UVYH_GR0_GAM_GR_CONFIG_SUBSPACE_MASK 0x0000000000000400UL /* UV4 unique defines */ #define UV4H_GR0_GAM_GR_CONFIG_SUBSPACE_SHFT 10 #define UV4H_GR0_GAM_GR_CONFIG_SUBSPACE_MASK 0x0000000000000400UL /* UV3 unique defines */ #define UV3H_GR0_GAM_GR_CONFIG_M_SKT_SHFT 0 #define UV3H_GR0_GAM_GR_CONFIG_M_SKT_MASK 0x000000000000003fUL #define UV3H_GR0_GAM_GR_CONFIG_SUBSPACE_SHFT 10 #define UV3H_GR0_GAM_GR_CONFIG_SUBSPACE_MASK 0x0000000000000400UL /* UV2 unique defines */ #define UV2H_GR0_GAM_GR_CONFIG_N_GR_SHFT 0 #define UV2H_GR0_GAM_GR_CONFIG_N_GR_MASK 0x000000000000000fUL union uvyh_gr0_gam_gr_config_u { unsigned long v; /* UVYH common struct */ struct uvyh_gr0_gam_gr_config_s { unsigned long rsvd_0_9:10; unsigned long subspace:1; /* RW */ unsigned long rsvd_11_63:53; } sy; /* UV5 unique struct */ struct uv5h_gr0_gam_gr_config_s { unsigned long rsvd_0_9:10; unsigned long subspace:1; /* RW */ unsigned long rsvd_11_63:53; } s5; /* UV4 unique struct */ struct uv4h_gr0_gam_gr_config_s { unsigned long rsvd_0_9:10; unsigned long subspace:1; /* RW */ unsigned long rsvd_11_63:53; } s4; /* UV3 unique struct */ struct uv3h_gr0_gam_gr_config_s { unsigned long m_skt:6; /* RW */ unsigned long undef_6_9:4; /* Undefined */ unsigned long subspace:1; /* RW */ unsigned long reserved:53; } s3; /* UV2 unique struct */ struct uv2h_gr0_gam_gr_config_s { unsigned long n_gr:4; /* RW */ unsigned long reserved:60; } s2; }; /* ========================================================================= */ /* UVH_GR0_TLB_INT0_CONFIG */ /* ========================================================================= */ #define UVH_GR0_TLB_INT0_CONFIG ( \ is_uv(UV4) ? 0x61b00UL : \ is_uv(UV3) ? 0x61b00UL : \ is_uv(UV2) ? 0x61b00UL : \ uv_undefined("UVH_GR0_TLB_INT0_CONFIG")) /* UVXH common defines */ #define UVXH_GR0_TLB_INT0_CONFIG_VECTOR_SHFT 0 #define UVXH_GR0_TLB_INT0_CONFIG_VECTOR_MASK 0x00000000000000ffUL #define UVXH_GR0_TLB_INT0_CONFIG_DM_SHFT 8 #define UVXH_GR0_TLB_INT0_CONFIG_DM_MASK 0x0000000000000700UL #define UVXH_GR0_TLB_INT0_CONFIG_DESTMODE_SHFT 11 #define UVXH_GR0_TLB_INT0_CONFIG_DESTMODE_MASK 0x0000000000000800UL #define UVXH_GR0_TLB_INT0_CONFIG_STATUS_SHFT 12 #define UVXH_GR0_TLB_INT0_CONFIG_STATUS_MASK 0x0000000000001000UL #define UVXH_GR0_TLB_INT0_CONFIG_P_SHFT 13 #define UVXH_GR0_TLB_INT0_CONFIG_P_MASK 0x0000000000002000UL #define UVXH_GR0_TLB_INT0_CONFIG_T_SHFT 15 #define UVXH_GR0_TLB_INT0_CONFIG_T_MASK 0x0000000000008000UL #define UVXH_GR0_TLB_INT0_CONFIG_M_SHFT 16 #define UVXH_GR0_TLB_INT0_CONFIG_M_MASK 0x0000000000010000UL #define UVXH_GR0_TLB_INT0_CONFIG_APIC_ID_SHFT 32 #define UVXH_GR0_TLB_INT0_CONFIG_APIC_ID_MASK 0xffffffff00000000UL union uvh_gr0_tlb_int0_config_u { unsigned long v; /* UVH common struct */ struct uvh_gr0_tlb_int0_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s; /* UVXH common struct */ struct uvxh_gr0_tlb_int0_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } sx; /* UV4 unique struct */ struct uv4h_gr0_tlb_int0_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s4; /* UV3 unique struct */ struct uv3h_gr0_tlb_int0_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s3; /* UV2 unique struct */ struct uv2h_gr0_tlb_int0_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s2; }; /* ========================================================================= */ /* UVH_GR0_TLB_INT1_CONFIG */ /* ========================================================================= */ #define UVH_GR0_TLB_INT1_CONFIG ( \ is_uv(UV4) ? 0x61b40UL : \ is_uv(UV3) ? 0x61b40UL : \ is_uv(UV2) ? 0x61b40UL : \ uv_undefined("UVH_GR0_TLB_INT1_CONFIG")) /* UVXH common defines */ #define UVXH_GR0_TLB_INT1_CONFIG_VECTOR_SHFT 0 #define UVXH_GR0_TLB_INT1_CONFIG_VECTOR_MASK 0x00000000000000ffUL #define UVXH_GR0_TLB_INT1_CONFIG_DM_SHFT 8 #define UVXH_GR0_TLB_INT1_CONFIG_DM_MASK 0x0000000000000700UL #define UVXH_GR0_TLB_INT1_CONFIG_DESTMODE_SHFT 11 #define UVXH_GR0_TLB_INT1_CONFIG_DESTMODE_MASK 0x0000000000000800UL #define UVXH_GR0_TLB_INT1_CONFIG_STATUS_SHFT 12 #define UVXH_GR0_TLB_INT1_CONFIG_STATUS_MASK 0x0000000000001000UL #define UVXH_GR0_TLB_INT1_CONFIG_P_SHFT 13 #define UVXH_GR0_TLB_INT1_CONFIG_P_MASK 0x0000000000002000UL #define UVXH_GR0_TLB_INT1_CONFIG_T_SHFT 15 #define UVXH_GR0_TLB_INT1_CONFIG_T_MASK 0x0000000000008000UL #define UVXH_GR0_TLB_INT1_CONFIG_M_SHFT 16 #define UVXH_GR0_TLB_INT1_CONFIG_M_MASK 0x0000000000010000UL #define UVXH_GR0_TLB_INT1_CONFIG_APIC_ID_SHFT 32 #define UVXH_GR0_TLB_INT1_CONFIG_APIC_ID_MASK 0xffffffff00000000UL union uvh_gr0_tlb_int1_config_u { unsigned long v; /* UVH common struct */ struct uvh_gr0_tlb_int1_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s; /* UVXH common struct */ struct uvxh_gr0_tlb_int1_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } sx; /* UV4 unique struct */ struct uv4h_gr0_tlb_int1_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s4; /* UV3 unique struct */ struct uv3h_gr0_tlb_int1_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s3; /* UV2 unique struct */ struct uv2h_gr0_tlb_int1_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s2; }; /* ========================================================================= */ /* UVH_GR1_TLB_INT0_CONFIG */ /* ========================================================================= */ #define UVH_GR1_TLB_INT0_CONFIG ( \ is_uv(UV4) ? 0x62100UL : \ is_uv(UV3) ? 0x61f00UL : \ is_uv(UV2) ? 0x61f00UL : \ uv_undefined("UVH_GR1_TLB_INT0_CONFIG")) /* UVXH common defines */ #define UVXH_GR1_TLB_INT0_CONFIG_VECTOR_SHFT 0 #define UVXH_GR1_TLB_INT0_CONFIG_VECTOR_MASK 0x00000000000000ffUL #define UVXH_GR1_TLB_INT0_CONFIG_DM_SHFT 8 #define UVXH_GR1_TLB_INT0_CONFIG_DM_MASK 0x0000000000000700UL #define UVXH_GR1_TLB_INT0_CONFIG_DESTMODE_SHFT 11 #define UVXH_GR1_TLB_INT0_CONFIG_DESTMODE_MASK 0x0000000000000800UL #define UVXH_GR1_TLB_INT0_CONFIG_STATUS_SHFT 12 #define UVXH_GR1_TLB_INT0_CONFIG_STATUS_MASK 0x0000000000001000UL #define UVXH_GR1_TLB_INT0_CONFIG_P_SHFT 13 #define UVXH_GR1_TLB_INT0_CONFIG_P_MASK 0x0000000000002000UL #define UVXH_GR1_TLB_INT0_CONFIG_T_SHFT 15 #define UVXH_GR1_TLB_INT0_CONFIG_T_MASK 0x0000000000008000UL #define UVXH_GR1_TLB_INT0_CONFIG_M_SHFT 16 #define UVXH_GR1_TLB_INT0_CONFIG_M_MASK 0x0000000000010000UL #define UVXH_GR1_TLB_INT0_CONFIG_APIC_ID_SHFT 32 #define UVXH_GR1_TLB_INT0_CONFIG_APIC_ID_MASK 0xffffffff00000000UL union uvh_gr1_tlb_int0_config_u { unsigned long v; /* UVH common struct */ struct uvh_gr1_tlb_int0_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s; /* UVXH common struct */ struct uvxh_gr1_tlb_int0_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } sx; /* UV4 unique struct */ struct uv4h_gr1_tlb_int0_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s4; /* UV3 unique struct */ struct uv3h_gr1_tlb_int0_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s3; /* UV2 unique struct */ struct uv2h_gr1_tlb_int0_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s2; }; /* ========================================================================= */ /* UVH_GR1_TLB_INT1_CONFIG */ /* ========================================================================= */ #define UVH_GR1_TLB_INT1_CONFIG ( \ is_uv(UV4) ? 0x62140UL : \ is_uv(UV3) ? 0x61f40UL : \ is_uv(UV2) ? 0x61f40UL : \ uv_undefined("UVH_GR1_TLB_INT1_CONFIG")) /* UVXH common defines */ #define UVXH_GR1_TLB_INT1_CONFIG_VECTOR_SHFT 0 #define UVXH_GR1_TLB_INT1_CONFIG_VECTOR_MASK 0x00000000000000ffUL #define UVXH_GR1_TLB_INT1_CONFIG_DM_SHFT 8 #define UVXH_GR1_TLB_INT1_CONFIG_DM_MASK 0x0000000000000700UL #define UVXH_GR1_TLB_INT1_CONFIG_DESTMODE_SHFT 11 #define UVXH_GR1_TLB_INT1_CONFIG_DESTMODE_MASK 0x0000000000000800UL #define UVXH_GR1_TLB_INT1_CONFIG_STATUS_SHFT 12 #define UVXH_GR1_TLB_INT1_CONFIG_STATUS_MASK 0x0000000000001000UL #define UVXH_GR1_TLB_INT1_CONFIG_P_SHFT 13 #define UVXH_GR1_TLB_INT1_CONFIG_P_MASK 0x0000000000002000UL #define UVXH_GR1_TLB_INT1_CONFIG_T_SHFT 15 #define UVXH_GR1_TLB_INT1_CONFIG_T_MASK 0x0000000000008000UL #define UVXH_GR1_TLB_INT1_CONFIG_M_SHFT 16 #define UVXH_GR1_TLB_INT1_CONFIG_M_MASK 0x0000000000010000UL #define UVXH_GR1_TLB_INT1_CONFIG_APIC_ID_SHFT 32 #define UVXH_GR1_TLB_INT1_CONFIG_APIC_ID_MASK 0xffffffff00000000UL union uvh_gr1_tlb_int1_config_u { unsigned long v; /* UVH common struct */ struct uvh_gr1_tlb_int1_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s; /* UVXH common struct */ struct uvxh_gr1_tlb_int1_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } sx; /* UV4 unique struct */ struct uv4h_gr1_tlb_int1_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s4; /* UV3 unique struct */ struct uv3h_gr1_tlb_int1_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s3; /* UV2 unique struct */ struct uv2h_gr1_tlb_int1_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s2; }; /* ========================================================================= */ /* UVH_INT_CMPB */ /* ========================================================================= */ #define UVH_INT_CMPB 0x22080UL /* UVH common defines*/ #define UVH_INT_CMPB_REAL_TIME_CMPB_SHFT 0 #define UVH_INT_CMPB_REAL_TIME_CMPB_MASK 0x00ffffffffffffffUL union uvh_int_cmpb_u { unsigned long v; /* UVH common struct */ struct uvh_int_cmpb_s { unsigned long real_time_cmpb:56; /* RW */ unsigned long rsvd_56_63:8; } s; /* UV5 unique struct */ struct uv5h_int_cmpb_s { unsigned long real_time_cmpb:56; /* RW */ unsigned long rsvd_56_63:8; } s5; /* UV4 unique struct */ struct uv4h_int_cmpb_s { unsigned long real_time_cmpb:56; /* RW */ unsigned long rsvd_56_63:8; } s4; /* UV3 unique struct */ struct uv3h_int_cmpb_s { unsigned long real_time_cmpb:56; /* RW */ unsigned long rsvd_56_63:8; } s3; /* UV2 unique struct */ struct uv2h_int_cmpb_s { unsigned long real_time_cmpb:56; /* RW */ unsigned long rsvd_56_63:8; } s2; }; /* ========================================================================= */ /* UVH_IPI_INT */ /* ========================================================================= */ #define UVH_IPI_INT 0x60500UL /* UVH common defines*/ #define UVH_IPI_INT_VECTOR_SHFT 0 #define UVH_IPI_INT_VECTOR_MASK 0x00000000000000ffUL #define UVH_IPI_INT_DELIVERY_MODE_SHFT 8 #define UVH_IPI_INT_DELIVERY_MODE_MASK 0x0000000000000700UL #define UVH_IPI_INT_DESTMODE_SHFT 11 #define UVH_IPI_INT_DESTMODE_MASK 0x0000000000000800UL #define UVH_IPI_INT_APIC_ID_SHFT 16 #define UVH_IPI_INT_APIC_ID_MASK 0x0000ffffffff0000UL #define UVH_IPI_INT_SEND_SHFT 63 #define UVH_IPI_INT_SEND_MASK 0x8000000000000000UL union uvh_ipi_int_u { unsigned long v; /* UVH common struct */ struct uvh_ipi_int_s { unsigned long vector_:8; /* RW */ unsigned long delivery_mode:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long rsvd_12_15:4; unsigned long apic_id:32; /* RW */ unsigned long rsvd_48_62:15; unsigned long send:1; /* WP */ } s; /* UV5 unique struct */ struct uv5h_ipi_int_s { unsigned long vector_:8; /* RW */ unsigned long delivery_mode:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long rsvd_12_15:4; unsigned long apic_id:32; /* RW */ unsigned long rsvd_48_62:15; unsigned long send:1; /* WP */ } s5; /* UV4 unique struct */ struct uv4h_ipi_int_s { unsigned long vector_:8; /* RW */ unsigned long delivery_mode:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long rsvd_12_15:4; unsigned long apic_id:32; /* RW */ unsigned long rsvd_48_62:15; unsigned long send:1; /* WP */ } s4; /* UV3 unique struct */ struct uv3h_ipi_int_s { unsigned long vector_:8; /* RW */ unsigned long delivery_mode:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long rsvd_12_15:4; unsigned long apic_id:32; /* RW */ unsigned long rsvd_48_62:15; unsigned long send:1; /* WP */ } s3; /* UV2 unique struct */ struct uv2h_ipi_int_s { unsigned long vector_:8; /* RW */ unsigned long delivery_mode:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long rsvd_12_15:4; unsigned long apic_id:32; /* RW */ unsigned long rsvd_48_62:15; unsigned long send:1; /* WP */ } s2; }; /* ========================================================================= */ /* UVH_NODE_ID */ /* ========================================================================= */ #define UVH_NODE_ID 0x0UL /* UVH common defines*/ #define UVH_NODE_ID_FORCE1_SHFT 0 #define UVH_NODE_ID_FORCE1_MASK 0x0000000000000001UL #define UVH_NODE_ID_MANUFACTURER_SHFT 1 #define UVH_NODE_ID_MANUFACTURER_MASK 0x0000000000000ffeUL #define UVH_NODE_ID_PART_NUMBER_SHFT 12 #define UVH_NODE_ID_PART_NUMBER_MASK 0x000000000ffff000UL #define UVH_NODE_ID_REVISION_SHFT 28 #define UVH_NODE_ID_REVISION_MASK 0x00000000f0000000UL #define UVH_NODE_ID_NODE_ID_SHFT 32 #define UVH_NODE_ID_NI_PORT_SHFT 57 /* UVXH common defines */ #define UVXH_NODE_ID_NODE_ID_MASK 0x00007fff00000000UL #define UVXH_NODE_ID_NODES_PER_BIT_SHFT 50 #define UVXH_NODE_ID_NODES_PER_BIT_MASK 0x01fc000000000000UL #define UVXH_NODE_ID_NI_PORT_MASK 0x3e00000000000000UL /* UVYH common defines */ #define UVYH_NODE_ID_NODE_ID_MASK 0x0000007f00000000UL #define UVYH_NODE_ID_NI_PORT_MASK 0x7e00000000000000UL /* UV4 unique defines */ #define UV4H_NODE_ID_ROUTER_SELECT_SHFT 48 #define UV4H_NODE_ID_ROUTER_SELECT_MASK 0x0001000000000000UL #define UV4H_NODE_ID_RESERVED_2_SHFT 49 #define UV4H_NODE_ID_RESERVED_2_MASK 0x0002000000000000UL /* UV3 unique defines */ #define UV3H_NODE_ID_ROUTER_SELECT_SHFT 48 #define UV3H_NODE_ID_ROUTER_SELECT_MASK 0x0001000000000000UL #define UV3H_NODE_ID_RESERVED_2_SHFT 49 #define UV3H_NODE_ID_RESERVED_2_MASK 0x0002000000000000UL union uvh_node_id_u { unsigned long v; /* UVH common struct */ struct uvh_node_id_s { unsigned long force1:1; /* RO */ unsigned long manufacturer:11; /* RO */ unsigned long part_number:16; /* RO */ unsigned long revision:4; /* RO */ unsigned long rsvd_32_63:32; } s; /* UVXH common struct */ struct uvxh_node_id_s { unsigned long force1:1; /* RO */ unsigned long manufacturer:11; /* RO */ unsigned long part_number:16; /* RO */ unsigned long revision:4; /* RO */ unsigned long node_id:15; /* RW */ unsigned long rsvd_47_49:3; unsigned long nodes_per_bit:7; /* RO */ unsigned long ni_port:5; /* RO */ unsigned long rsvd_62_63:2; } sx; /* UVYH common struct */ struct uvyh_node_id_s { unsigned long force1:1; /* RO */ unsigned long manufacturer:11; /* RO */ unsigned long part_number:16; /* RO */ unsigned long revision:4; /* RO */ unsigned long node_id:7; /* RW */ unsigned long rsvd_39_56:18; unsigned long ni_port:6; /* RO */ unsigned long rsvd_63:1; } sy; /* UV5 unique struct */ struct uv5h_node_id_s { unsigned long force1:1; /* RO */ unsigned long manufacturer:11; /* RO */ unsigned long part_number:16; /* RO */ unsigned long revision:4; /* RO */ unsigned long node_id:7; /* RW */ unsigned long rsvd_39_56:18; unsigned long ni_port:6; /* RO */ unsigned long rsvd_63:1; } s5; /* UV4 unique struct */ struct uv4h_node_id_s { unsigned long force1:1; /* RO */ unsigned long manufacturer:11; /* RO */ unsigned long part_number:16; /* RO */ unsigned long revision:4; /* RO */ unsigned long node_id:15; /* RW */ unsigned long rsvd_47:1; unsigned long router_select:1; /* RO */ unsigned long rsvd_49:1; unsigned long nodes_per_bit:7; /* RO */ unsigned long ni_port:5; /* RO */ unsigned long rsvd_62_63:2; } s4; /* UV3 unique struct */ struct uv3h_node_id_s { unsigned long force1:1; /* RO */ unsigned long manufacturer:11; /* RO */ unsigned long part_number:16; /* RO */ unsigned long revision:4; /* RO */ unsigned long node_id:15; /* RW */ unsigned long rsvd_47:1; unsigned long router_select:1; /* RO */ unsigned long rsvd_49:1; unsigned long nodes_per_bit:7; /* RO */ unsigned long ni_port:5; /* RO */ unsigned long rsvd_62_63:2; } s3; /* UV2 unique struct */ struct uv2h_node_id_s { unsigned long force1:1; /* RO */ unsigned long manufacturer:11; /* RO */ unsigned long part_number:16; /* RO */ unsigned long revision:4; /* RO */ unsigned long node_id:15; /* RW */ unsigned long rsvd_47_49:3; unsigned long nodes_per_bit:7; /* RO */ unsigned long ni_port:5; /* RO */ unsigned long rsvd_62_63:2; } s2; }; /* ========================================================================= */ /* UVH_NODE_PRESENT_0 */ /* ========================================================================= */ #define UVH_NODE_PRESENT_0 ( \ is_uv(UV5) ? 0x1400UL : \ 0) /* UVYH common defines */ #define UVYH_NODE_PRESENT_0_NODES_SHFT 0 #define UVYH_NODE_PRESENT_0_NODES_MASK 0xffffffffffffffffUL union uvh_node_present_0_u { unsigned long v; /* UVH common struct */ struct uvh_node_present_0_s { unsigned long nodes:64; /* RW */ } s; /* UVYH common struct */ struct uvyh_node_present_0_s { unsigned long nodes:64; /* RW */ } sy; /* UV5 unique struct */ struct uv5h_node_present_0_s { unsigned long nodes:64; /* RW */ } s5; }; /* ========================================================================= */ /* UVH_NODE_PRESENT_1 */ /* ========================================================================= */ #define UVH_NODE_PRESENT_1 ( \ is_uv(UV5) ? 0x1408UL : \ 0) /* UVYH common defines */ #define UVYH_NODE_PRESENT_1_NODES_SHFT 0 #define UVYH_NODE_PRESENT_1_NODES_MASK 0xffffffffffffffffUL union uvh_node_present_1_u { unsigned long v; /* UVH common struct */ struct uvh_node_present_1_s { unsigned long nodes:64; /* RW */ } s; /* UVYH common struct */ struct uvyh_node_present_1_s { unsigned long nodes:64; /* RW */ } sy; /* UV5 unique struct */ struct uv5h_node_present_1_s { unsigned long nodes:64; /* RW */ } s5; }; /* ========================================================================= */ /* UVH_NODE_PRESENT_TABLE */ /* ========================================================================= */ #define UVH_NODE_PRESENT_TABLE ( \ is_uv(UV4) ? 0x1400UL : \ is_uv(UV3) ? 0x1400UL : \ is_uv(UV2) ? 0x1400UL : \ 0) #define UVH_NODE_PRESENT_TABLE_DEPTH ( \ is_uv(UV4) ? 4 : \ is_uv(UV3) ? 16 : \ is_uv(UV2) ? 16 : \ 0) /* UVXH common defines */ #define UVXH_NODE_PRESENT_TABLE_NODES_SHFT 0 #define UVXH_NODE_PRESENT_TABLE_NODES_MASK 0xffffffffffffffffUL union uvh_node_present_table_u { unsigned long v; /* UVH common struct */ struct uvh_node_present_table_s { unsigned long nodes:64; /* RW */ } s; /* UVXH common struct */ struct uvxh_node_present_table_s { unsigned long nodes:64; /* RW */ } sx; /* UV4 unique struct */ struct uv4h_node_present_table_s { unsigned long nodes:64; /* RW */ } s4; /* UV3 unique struct */ struct uv3h_node_present_table_s { unsigned long nodes:64; /* RW */ } s3; /* UV2 unique struct */ struct uv2h_node_present_table_s { unsigned long nodes:64; /* RW */ } s2; }; /* ========================================================================= */ /* UVH_RH10_GAM_ADDR_MAP_CONFIG */ /* ========================================================================= */ #define UVH_RH10_GAM_ADDR_MAP_CONFIG ( \ is_uv(UV5) ? 0x470000UL : \ 0) /* UVYH common defines */ #define UVYH_RH10_GAM_ADDR_MAP_CONFIG_N_SKT_SHFT 6 #define UVYH_RH10_GAM_ADDR_MAP_CONFIG_N_SKT_MASK 0x00000000000001c0UL #define UVYH_RH10_GAM_ADDR_MAP_CONFIG_LS_ENABLE_SHFT 12 #define UVYH_RH10_GAM_ADDR_MAP_CONFIG_LS_ENABLE_MASK 0x0000000000001000UL #define UVYH_RH10_GAM_ADDR_MAP_CONFIG_MK_TME_KEYID_BITS_SHFT 16 #define UVYH_RH10_GAM_ADDR_MAP_CONFIG_MK_TME_KEYID_BITS_MASK 0x00000000000f0000UL union uvh_rh10_gam_addr_map_config_u { unsigned long v; /* UVH common struct */ struct uvh_rh10_gam_addr_map_config_s { unsigned long undef_0_5:6; /* Undefined */ unsigned long n_skt:3; /* RW */ unsigned long undef_9_11:3; /* Undefined */ unsigned long ls_enable:1; /* RW */ unsigned long undef_13_15:3; /* Undefined */ unsigned long mk_tme_keyid_bits:4; /* RW */ unsigned long rsvd_20_63:44; } s; /* UVYH common struct */ struct uvyh_rh10_gam_addr_map_config_s { unsigned long undef_0_5:6; /* Undefined */ unsigned long n_skt:3; /* RW */ unsigned long undef_9_11:3; /* Undefined */ unsigned long ls_enable:1; /* RW */ unsigned long undef_13_15:3; /* Undefined */ unsigned long mk_tme_keyid_bits:4; /* RW */ unsigned long rsvd_20_63:44; } sy; /* UV5 unique struct */ struct uv5h_rh10_gam_addr_map_config_s { unsigned long undef_0_5:6; /* Undefined */ unsigned long n_skt:3; /* RW */ unsigned long undef_9_11:3; /* Undefined */ unsigned long ls_enable:1; /* RW */ unsigned long undef_13_15:3; /* Undefined */ unsigned long mk_tme_keyid_bits:4; /* RW */ } s5; }; /* ========================================================================= */ /* UVH_RH10_GAM_GRU_OVERLAY_CONFIG */ /* ========================================================================= */ #define UVH_RH10_GAM_GRU_OVERLAY_CONFIG ( \ is_uv(UV5) ? 0x4700b0UL : \ 0) /* UVYH common defines */ #define UVYH_RH10_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT 25 #define UVYH_RH10_GAM_GRU_OVERLAY_CONFIG_BASE_MASK 0x000ffffffe000000UL #define UVYH_RH10_GAM_GRU_OVERLAY_CONFIG_N_GRU_SHFT 52 #define UVYH_RH10_GAM_GRU_OVERLAY_CONFIG_N_GRU_MASK 0x0070000000000000UL #define UVYH_RH10_GAM_GRU_OVERLAY_CONFIG_ENABLE_SHFT 63 #define UVYH_RH10_GAM_GRU_OVERLAY_CONFIG_ENABLE_MASK 0x8000000000000000UL #define UVH_RH10_GAM_GRU_OVERLAY_CONFIG_BASE_MASK ( \ is_uv(UV5) ? 0x000ffffffe000000UL : \ 0) #define UVH_RH10_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT ( \ is_uv(UV5) ? 25 : \ -1) union uvh_rh10_gam_gru_overlay_config_u { unsigned long v; /* UVH common struct */ struct uvh_rh10_gam_gru_overlay_config_s { unsigned long undef_0_24:25; /* Undefined */ unsigned long base:27; /* RW */ unsigned long n_gru:3; /* RW */ unsigned long undef_55_62:8; /* Undefined */ unsigned long enable:1; /* RW */ } s; /* UVYH common struct */ struct uvyh_rh10_gam_gru_overlay_config_s { unsigned long undef_0_24:25; /* Undefined */ unsigned long base:27; /* RW */ unsigned long n_gru:3; /* RW */ unsigned long undef_55_62:8; /* Undefined */ unsigned long enable:1; /* RW */ } sy; /* UV5 unique struct */ struct uv5h_rh10_gam_gru_overlay_config_s { unsigned long undef_0_24:25; /* Undefined */ unsigned long base:27; /* RW */ unsigned long n_gru:3; /* RW */ unsigned long undef_55_62:8; /* Undefined */ unsigned long enable:1; /* RW */ } s5; }; /* ========================================================================= */ /* UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG0 */ /* ========================================================================= */ #define UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG0 ( \ is_uv(UV5) ? 0x473000UL : \ 0) /* UVYH common defines */ #define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG0_BASE_SHFT 26 #define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG0_BASE_MASK 0x000ffffffc000000UL #define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG0_M_IO_SHFT 52 #define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG0_M_IO_MASK 0x03f0000000000000UL #define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG0_ENABLE_SHFT 63 #define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG0_ENABLE_MASK 0x8000000000000000UL #define UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG0_BASE_MASK ( \ is_uv(UV5) ? 0x000ffffffc000000UL : \ 0) #define UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG0_BASE_SHFT ( \ is_uv(UV5) ? 26 : \ -1) union uvh_rh10_gam_mmioh_overlay_config0_u { unsigned long v; /* UVH common struct */ struct uvh_rh10_gam_mmioh_overlay_config0_s { unsigned long rsvd_0_25:26; unsigned long base:26; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; unsigned long undef_62:1; /* Undefined */ unsigned long enable:1; /* RW */ } s; /* UVYH common struct */ struct uvyh_rh10_gam_mmioh_overlay_config0_s { unsigned long rsvd_0_25:26; unsigned long base:26; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; unsigned long undef_62:1; /* Undefined */ unsigned long enable:1; /* RW */ } sy; /* UV5 unique struct */ struct uv5h_rh10_gam_mmioh_overlay_config0_s { unsigned long rsvd_0_25:26; unsigned long base:26; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; unsigned long undef_62:1; /* Undefined */ unsigned long enable:1; /* RW */ } s5; }; /* ========================================================================= */ /* UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG1 */ /* ========================================================================= */ #define UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG1 ( \ is_uv(UV5) ? 0x474000UL : \ 0) /* UVYH common defines */ #define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG1_BASE_SHFT 26 #define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG1_BASE_MASK 0x000ffffffc000000UL #define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG1_M_IO_SHFT 52 #define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG1_M_IO_MASK 0x03f0000000000000UL #define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG1_ENABLE_SHFT 63 #define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG1_ENABLE_MASK 0x8000000000000000UL #define UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG1_BASE_MASK ( \ is_uv(UV5) ? 0x000ffffffc000000UL : \ 0) #define UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG1_BASE_SHFT ( \ is_uv(UV5) ? 26 : \ -1) union uvh_rh10_gam_mmioh_overlay_config1_u { unsigned long v; /* UVH common struct */ struct uvh_rh10_gam_mmioh_overlay_config1_s { unsigned long rsvd_0_25:26; unsigned long base:26; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; unsigned long undef_62:1; /* Undefined */ unsigned long enable:1; /* RW */ } s; /* UVYH common struct */ struct uvyh_rh10_gam_mmioh_overlay_config1_s { unsigned long rsvd_0_25:26; unsigned long base:26; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; unsigned long undef_62:1; /* Undefined */ unsigned long enable:1; /* RW */ } sy; /* UV5 unique struct */ struct uv5h_rh10_gam_mmioh_overlay_config1_s { unsigned long rsvd_0_25:26; unsigned long base:26; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; unsigned long undef_62:1; /* Undefined */ unsigned long enable:1; /* RW */ } s5; }; /* ========================================================================= */ /* UVH_RH10_GAM_MMIOH_REDIRECT_CONFIG0 */ /* ========================================================================= */ #define UVH_RH10_GAM_MMIOH_REDIRECT_CONFIG0 ( \ is_uv(UV5) ? 0x473800UL : \ 0) #define UVH_RH10_GAM_MMIOH_REDIRECT_CONFIG0_DEPTH ( \ is_uv(UV5) ? 128 : \ 0) /* UVYH common defines */ #define UVYH_RH10_GAM_MMIOH_REDIRECT_CONFIG0_NASID_SHFT 0 #define UVYH_RH10_GAM_MMIOH_REDIRECT_CONFIG0_NASID_MASK 0x000000000000007fUL union uvh_rh10_gam_mmioh_redirect_config0_u { unsigned long v; /* UVH common struct */ struct uvh_rh10_gam_mmioh_redirect_config0_s { unsigned long nasid:7; /* RW */ unsigned long rsvd_7_63:57; } s; /* UVYH common struct */ struct uvyh_rh10_gam_mmioh_redirect_config0_s { unsigned long nasid:7; /* RW */ unsigned long rsvd_7_63:57; } sy; /* UV5 unique struct */ struct uv5h_rh10_gam_mmioh_redirect_config0_s { unsigned long nasid:7; /* RW */ unsigned long rsvd_7_63:57; } s5; }; /* ========================================================================= */ /* UVH_RH10_GAM_MMIOH_REDIRECT_CONFIG1 */ /* ========================================================================= */ #define UVH_RH10_GAM_MMIOH_REDIRECT_CONFIG1 ( \ is_uv(UV5) ? 0x474800UL : \ 0) #define UVH_RH10_GAM_MMIOH_REDIRECT_CONFIG1_DEPTH ( \ is_uv(UV5) ? 128 : \ 0) /* UVYH common defines */ #define UVYH_RH10_GAM_MMIOH_REDIRECT_CONFIG1_NASID_SHFT 0 #define UVYH_RH10_GAM_MMIOH_REDIRECT_CONFIG1_NASID_MASK 0x000000000000007fUL union uvh_rh10_gam_mmioh_redirect_config1_u { unsigned long v; /* UVH common struct */ struct uvh_rh10_gam_mmioh_redirect_config1_s { unsigned long nasid:7; /* RW */ unsigned long rsvd_7_63:57; } s; /* UVYH common struct */ struct uvyh_rh10_gam_mmioh_redirect_config1_s { unsigned long nasid:7; /* RW */ unsigned long rsvd_7_63:57; } sy; /* UV5 unique struct */ struct uv5h_rh10_gam_mmioh_redirect_config1_s { unsigned long nasid:7; /* RW */ unsigned long rsvd_7_63:57; } s5; }; /* ========================================================================= */ /* UVH_RH10_GAM_MMR_OVERLAY_CONFIG */ /* ========================================================================= */ #define UVH_RH10_GAM_MMR_OVERLAY_CONFIG ( \ is_uv(UV5) ? 0x470090UL : \ 0) /* UVYH common defines */ #define UVYH_RH10_GAM_MMR_OVERLAY_CONFIG_BASE_SHFT 25 #define UVYH_RH10_GAM_MMR_OVERLAY_CONFIG_BASE_MASK 0x000ffffffe000000UL #define UVYH_RH10_GAM_MMR_OVERLAY_CONFIG_ENABLE_SHFT 63 #define UVYH_RH10_GAM_MMR_OVERLAY_CONFIG_ENABLE_MASK 0x8000000000000000UL #define UVH_RH10_GAM_MMR_OVERLAY_CONFIG_BASE_MASK ( \ is_uv(UV5) ? 0x000ffffffe000000UL : \ 0) #define UVH_RH10_GAM_MMR_OVERLAY_CONFIG_BASE_SHFT ( \ is_uv(UV5) ? 25 : \ -1) union uvh_rh10_gam_mmr_overlay_config_u { unsigned long v; /* UVH common struct */ struct uvh_rh10_gam_mmr_overlay_config_s { unsigned long undef_0_24:25; /* Undefined */ unsigned long base:27; /* RW */ unsigned long undef_52_62:11; /* Undefined */ unsigned long enable:1; /* RW */ } s; /* UVYH common struct */ struct uvyh_rh10_gam_mmr_overlay_config_s { unsigned long undef_0_24:25; /* Undefined */ unsigned long base:27; /* RW */ unsigned long undef_52_62:11; /* Undefined */ unsigned long enable:1; /* RW */ } sy; /* UV5 unique struct */ struct uv5h_rh10_gam_mmr_overlay_config_s { unsigned long undef_0_24:25; /* Undefined */ unsigned long base:27; /* RW */ unsigned long undef_52_62:11; /* Undefined */ unsigned long enable:1; /* RW */ } s5; }; /* ========================================================================= */ /* UVH_RH_GAM_ADDR_MAP_CONFIG */ /* ========================================================================= */ #define UVH_RH_GAM_ADDR_MAP_CONFIG ( \ is_uv(UV4) ? 0x480000UL : \ is_uv(UV3) ? 0x1600000UL : \ is_uv(UV2) ? 0x1600000UL : \ 0) /* UVXH common defines */ #define UVXH_RH_GAM_ADDR_MAP_CONFIG_N_SKT_SHFT 6 #define UVXH_RH_GAM_ADDR_MAP_CONFIG_N_SKT_MASK 0x00000000000003c0UL /* UV3 unique defines */ #define UV3H_RH_GAM_ADDR_MAP_CONFIG_M_SKT_SHFT 0 #define UV3H_RH_GAM_ADDR_MAP_CONFIG_M_SKT_MASK 0x000000000000003fUL /* UV2 unique defines */ #define UV2H_RH_GAM_ADDR_MAP_CONFIG_M_SKT_SHFT 0 #define UV2H_RH_GAM_ADDR_MAP_CONFIG_M_SKT_MASK 0x000000000000003fUL union uvh_rh_gam_addr_map_config_u { unsigned long v; /* UVH common struct */ struct uvh_rh_gam_addr_map_config_s { unsigned long rsvd_0_5:6; unsigned long n_skt:4; /* RW */ unsigned long rsvd_10_63:54; } s; /* UVXH common struct */ struct uvxh_rh_gam_addr_map_config_s { unsigned long rsvd_0_5:6; unsigned long n_skt:4; /* RW */ unsigned long rsvd_10_63:54; } sx; /* UV4 unique struct */ struct uv4h_rh_gam_addr_map_config_s { unsigned long rsvd_0_5:6; unsigned long n_skt:4; /* RW */ unsigned long rsvd_10_63:54; } s4; /* UV3 unique struct */ struct uv3h_rh_gam_addr_map_config_s { unsigned long m_skt:6; /* RW */ unsigned long n_skt:4; /* RW */ unsigned long rsvd_10_63:54; } s3; /* UV2 unique struct */ struct uv2h_rh_gam_addr_map_config_s { unsigned long m_skt:6; /* RW */ unsigned long n_skt:4; /* RW */ unsigned long rsvd_10_63:54; } s2; }; /* ========================================================================= */ /* UVH_RH_GAM_ALIAS_0_OVERLAY_CONFIG */ /* ========================================================================= */ #define UVH_RH_GAM_ALIAS_0_OVERLAY_CONFIG ( \ is_uv(UV4) ? 0x4800c8UL : \ is_uv(UV3) ? 0x16000c8UL : \ is_uv(UV2) ? 0x16000c8UL : \ 0) /* UVXH common defines */ #define UVXH_RH_GAM_ALIAS_0_OVERLAY_CONFIG_BASE_SHFT 24 #define UVXH_RH_GAM_ALIAS_0_OVERLAY_CONFIG_BASE_MASK 0x00000000ff000000UL #define UVXH_RH_GAM_ALIAS_0_OVERLAY_CONFIG_M_ALIAS_SHFT 48 #define UVXH_RH_GAM_ALIAS_0_OVERLAY_CONFIG_M_ALIAS_MASK 0x001f000000000000UL #define UVXH_RH_GAM_ALIAS_0_OVERLAY_CONFIG_ENABLE_SHFT 63 #define UVXH_RH_GAM_ALIAS_0_OVERLAY_CONFIG_ENABLE_MASK 0x8000000000000000UL union uvh_rh_gam_alias_0_overlay_config_u { unsigned long v; /* UVH common struct */ struct uvh_rh_gam_alias_0_overlay_config_s { unsigned long rsvd_0_23:24; unsigned long base:8; /* RW */ unsigned long rsvd_32_47:16; unsigned long m_alias:5; /* RW */ unsigned long rsvd_53_62:10; unsigned long enable:1; /* RW */ } s; /* UVXH common struct */ struct uvxh_rh_gam_alias_0_overlay_config_s { unsigned long rsvd_0_23:24; unsigned long base:8; /* RW */ unsigned long rsvd_32_47:16; unsigned long m_alias:5; /* RW */ unsigned long rsvd_53_62:10; unsigned long enable:1; /* RW */ } sx; /* UV4 unique struct */ struct uv4h_rh_gam_alias_0_overlay_config_s { unsigned long rsvd_0_23:24; unsigned long base:8; /* RW */ unsigned long rsvd_32_47:16; unsigned long m_alias:5; /* RW */ unsigned long rsvd_53_62:10; unsigned long enable:1; /* RW */ } s4; /* UV3 unique struct */ struct uv3h_rh_gam_alias_0_overlay_config_s { unsigned long rsvd_0_23:24; unsigned long base:8; /* RW */ unsigned long rsvd_32_47:16; unsigned long m_alias:5; /* RW */ unsigned long rsvd_53_62:10; unsigned long enable:1; /* RW */ } s3; /* UV2 unique struct */ struct uv2h_rh_gam_alias_0_overlay_config_s { unsigned long rsvd_0_23:24; unsigned long base:8; /* RW */ unsigned long rsvd_32_47:16; unsigned long m_alias:5; /* RW */ unsigned long rsvd_53_62:10; unsigned long enable:1; /* RW */ } s2; }; /* ========================================================================= */ /* UVH_RH_GAM_ALIAS_0_REDIRECT_CONFIG */ /* ========================================================================= */ #define UVH_RH_GAM_ALIAS_0_REDIRECT_CONFIG ( \ is_uv(UV4) ? 0x4800d0UL : \ is_uv(UV3) ? 0x16000d0UL : \ is_uv(UV2) ? 0x16000d0UL : \ 0) /* UVXH common defines */ #define UVXH_RH_GAM_ALIAS_0_REDIRECT_CONFIG_DEST_BASE_SHFT 24 #define UVXH_RH_GAM_ALIAS_0_REDIRECT_CONFIG_DEST_BASE_MASK 0x00003fffff000000UL union uvh_rh_gam_alias_0_redirect_config_u { unsigned long v; /* UVH common struct */ struct uvh_rh_gam_alias_0_redirect_config_s { unsigned long rsvd_0_23:24; unsigned long dest_base:22; /* RW */ unsigned long rsvd_46_63:18; } s; /* UVXH common struct */ struct uvxh_rh_gam_alias_0_redirect_config_s { unsigned long rsvd_0_23:24; unsigned long dest_base:22; /* RW */ unsigned long rsvd_46_63:18; } sx; /* UV4 unique struct */ struct uv4h_rh_gam_alias_0_redirect_config_s { unsigned long rsvd_0_23:24; unsigned long dest_base:22; /* RW */ unsigned long rsvd_46_63:18; } s4; /* UV3 unique struct */ struct uv3h_rh_gam_alias_0_redirect_config_s { unsigned long rsvd_0_23:24; unsigned long dest_base:22; /* RW */ unsigned long rsvd_46_63:18; } s3; /* UV2 unique struct */ struct uv2h_rh_gam_alias_0_redirect_config_s { unsigned long rsvd_0_23:24; unsigned long dest_base:22; /* RW */ unsigned long rsvd_46_63:18; } s2; }; /* ========================================================================= */ /* UVH_RH_GAM_ALIAS_1_OVERLAY_CONFIG */ /* ========================================================================= */ #define UVH_RH_GAM_ALIAS_1_OVERLAY_CONFIG ( \ is_uv(UV4) ? 0x4800d8UL : \ is_uv(UV3) ? 0x16000d8UL : \ is_uv(UV2) ? 0x16000d8UL : \ 0) /* UVXH common defines */ #define UVXH_RH_GAM_ALIAS_1_OVERLAY_CONFIG_BASE_SHFT 24 #define UVXH_RH_GAM_ALIAS_1_OVERLAY_CONFIG_BASE_MASK 0x00000000ff000000UL #define UVXH_RH_GAM_ALIAS_1_OVERLAY_CONFIG_M_ALIAS_SHFT 48 #define UVXH_RH_GAM_ALIAS_1_OVERLAY_CONFIG_M_ALIAS_MASK 0x001f000000000000UL #define UVXH_RH_GAM_ALIAS_1_OVERLAY_CONFIG_ENABLE_SHFT 63 #define UVXH_RH_GAM_ALIAS_1_OVERLAY_CONFIG_ENABLE_MASK 0x8000000000000000UL union uvh_rh_gam_alias_1_overlay_config_u { unsigned long v; /* UVH common struct */ struct uvh_rh_gam_alias_1_overlay_config_s { unsigned long rsvd_0_23:24; unsigned long base:8; /* RW */ unsigned long rsvd_32_47:16; unsigned long m_alias:5; /* RW */ unsigned long rsvd_53_62:10; unsigned long enable:1; /* RW */ } s; /* UVXH common struct */ struct uvxh_rh_gam_alias_1_overlay_config_s { unsigned long rsvd_0_23:24; unsigned long base:8; /* RW */ unsigned long rsvd_32_47:16; unsigned long m_alias:5; /* RW */ unsigned long rsvd_53_62:10; unsigned long enable:1; /* RW */ } sx; /* UV4 unique struct */ struct uv4h_rh_gam_alias_1_overlay_config_s { unsigned long rsvd_0_23:24; unsigned long base:8; /* RW */ unsigned long rsvd_32_47:16; unsigned long m_alias:5; /* RW */ unsigned long rsvd_53_62:10; unsigned long enable:1; /* RW */ } s4; /* UV3 unique struct */ struct uv3h_rh_gam_alias_1_overlay_config_s { unsigned long rsvd_0_23:24; unsigned long base:8; /* RW */ unsigned long rsvd_32_47:16; unsigned long m_alias:5; /* RW */ unsigned long rsvd_53_62:10; unsigned long enable:1; /* RW */ } s3; /* UV2 unique struct */ struct uv2h_rh_gam_alias_1_overlay_config_s { unsigned long rsvd_0_23:24; unsigned long base:8; /* RW */ unsigned long rsvd_32_47:16; unsigned long m_alias:5; /* RW */ unsigned long rsvd_53_62:10; unsigned long enable:1; /* RW */ } s2; }; /* ========================================================================= */ /* UVH_RH_GAM_ALIAS_1_REDIRECT_CONFIG */ /* ========================================================================= */ #define UVH_RH_GAM_ALIAS_1_REDIRECT_CONFIG ( \ is_uv(UV4) ? 0x4800e0UL : \ is_uv(UV3) ? 0x16000e0UL : \ is_uv(UV2) ? 0x16000e0UL : \ 0) /* UVXH common defines */ #define UVXH_RH_GAM_ALIAS_1_REDIRECT_CONFIG_DEST_BASE_SHFT 24 #define UVXH_RH_GAM_ALIAS_1_REDIRECT_CONFIG_DEST_BASE_MASK 0x00003fffff000000UL union uvh_rh_gam_alias_1_redirect_config_u { unsigned long v; /* UVH common struct */ struct uvh_rh_gam_alias_1_redirect_config_s { unsigned long rsvd_0_23:24; unsigned long dest_base:22; /* RW */ unsigned long rsvd_46_63:18; } s; /* UVXH common struct */ struct uvxh_rh_gam_alias_1_redirect_config_s { unsigned long rsvd_0_23:24; unsigned long dest_base:22; /* RW */ unsigned long rsvd_46_63:18; } sx; /* UV4 unique struct */ struct uv4h_rh_gam_alias_1_redirect_config_s { unsigned long rsvd_0_23:24; unsigned long dest_base:22; /* RW */ unsigned long rsvd_46_63:18; } s4; /* UV3 unique struct */ struct uv3h_rh_gam_alias_1_redirect_config_s { unsigned long rsvd_0_23:24; unsigned long dest_base:22; /* RW */ unsigned long rsvd_46_63:18; } s3; /* UV2 unique struct */ struct uv2h_rh_gam_alias_1_redirect_config_s { unsigned long rsvd_0_23:24; unsigned long dest_base:22; /* RW */ unsigned long rsvd_46_63:18; } s2; }; /* ========================================================================= */ /* UVH_RH_GAM_ALIAS_2_OVERLAY_CONFIG */ /* ========================================================================= */ #define UVH_RH_GAM_ALIAS_2_OVERLAY_CONFIG ( \ is_uv(UV4) ? 0x4800e8UL : \ is_uv(UV3) ? 0x16000e8UL : \ is_uv(UV2) ? 0x16000e8UL : \ 0) /* UVXH common defines */ #define UVXH_RH_GAM_ALIAS_2_OVERLAY_CONFIG_BASE_SHFT 24 #define UVXH_RH_GAM_ALIAS_2_OVERLAY_CONFIG_BASE_MASK 0x00000000ff000000UL #define UVXH_RH_GAM_ALIAS_2_OVERLAY_CONFIG_M_ALIAS_SHFT 48 #define UVXH_RH_GAM_ALIAS_2_OVERLAY_CONFIG_M_ALIAS_MASK 0x001f000000000000UL #define UVXH_RH_GAM_ALIAS_2_OVERLAY_CONFIG_ENABLE_SHFT 63 #define UVXH_RH_GAM_ALIAS_2_OVERLAY_CONFIG_ENABLE_MASK 0x8000000000000000UL union uvh_rh_gam_alias_2_overlay_config_u { unsigned long v; /* UVH common struct */ struct uvh_rh_gam_alias_2_overlay_config_s { unsigned long rsvd_0_23:24; unsigned long base:8; /* RW */ unsigned long rsvd_32_47:16; unsigned long m_alias:5; /* RW */ unsigned long rsvd_53_62:10; unsigned long enable:1; /* RW */ } s; /* UVXH common struct */ struct uvxh_rh_gam_alias_2_overlay_config_s { unsigned long rsvd_0_23:24; unsigned long base:8; /* RW */ unsigned long rsvd_32_47:16; unsigned long m_alias:5; /* RW */ unsigned long rsvd_53_62:10; unsigned long enable:1; /* RW */ } sx; /* UV4 unique struct */ struct uv4h_rh_gam_alias_2_overlay_config_s { unsigned long rsvd_0_23:24; unsigned long base:8; /* RW */ unsigned long rsvd_32_47:16; unsigned long m_alias:5; /* RW */ unsigned long rsvd_53_62:10; unsigned long enable:1; /* RW */ } s4; /* UV3 unique struct */ struct uv3h_rh_gam_alias_2_overlay_config_s { unsigned long rsvd_0_23:24; unsigned long base:8; /* RW */ unsigned long rsvd_32_47:16; unsigned long m_alias:5; /* RW */ unsigned long rsvd_53_62:10; unsigned long enable:1; /* RW */ } s3; /* UV2 unique struct */ struct uv2h_rh_gam_alias_2_overlay_config_s { unsigned long rsvd_0_23:24; unsigned long base:8; /* RW */ unsigned long rsvd_32_47:16; unsigned long m_alias:5; /* RW */ unsigned long rsvd_53_62:10; unsigned long enable:1; /* RW */ } s2; }; /* ========================================================================= */ /* UVH_RH_GAM_ALIAS_2_REDIRECT_CONFIG */ /* ========================================================================= */ #define UVH_RH_GAM_ALIAS_2_REDIRECT_CONFIG ( \ is_uv(UV4) ? 0x4800f0UL : \ is_uv(UV3) ? 0x16000f0UL : \ is_uv(UV2) ? 0x16000f0UL : \ 0) /* UVXH common defines */ #define UVXH_RH_GAM_ALIAS_2_REDIRECT_CONFIG_DEST_BASE_SHFT 24 #define UVXH_RH_GAM_ALIAS_2_REDIRECT_CONFIG_DEST_BASE_MASK 0x00003fffff000000UL union uvh_rh_gam_alias_2_redirect_config_u { unsigned long v; /* UVH common struct */ struct uvh_rh_gam_alias_2_redirect_config_s { unsigned long rsvd_0_23:24; unsigned long dest_base:22; /* RW */ unsigned long rsvd_46_63:18; } s; /* UVXH common struct */ struct uvxh_rh_gam_alias_2_redirect_config_s { unsigned long rsvd_0_23:24; unsigned long dest_base:22; /* RW */ unsigned long rsvd_46_63:18; } sx; /* UV4 unique struct */ struct uv4h_rh_gam_alias_2_redirect_config_s { unsigned long rsvd_0_23:24; unsigned long dest_base:22; /* RW */ unsigned long rsvd_46_63:18; } s4; /* UV3 unique struct */ struct uv3h_rh_gam_alias_2_redirect_config_s { unsigned long rsvd_0_23:24; unsigned long dest_base:22; /* RW */ unsigned long rsvd_46_63:18; } s3; /* UV2 unique struct */ struct uv2h_rh_gam_alias_2_redirect_config_s { unsigned long rsvd_0_23:24; unsigned long dest_base:22; /* RW */ unsigned long rsvd_46_63:18; } s2; }; /* ========================================================================= */ /* UVH_RH_GAM_GRU_OVERLAY_CONFIG */ /* ========================================================================= */ #define UVH_RH_GAM_GRU_OVERLAY_CONFIG ( \ is_uv(UV4) ? 0x480010UL : \ is_uv(UV3) ? 0x1600010UL : \ is_uv(UV2) ? 0x1600010UL : \ 0) /* UVXH common defines */ #define UVXH_RH_GAM_GRU_OVERLAY_CONFIG_N_GRU_SHFT 52 #define UVXH_RH_GAM_GRU_OVERLAY_CONFIG_N_GRU_MASK 0x00f0000000000000UL #define UVXH_RH_GAM_GRU_OVERLAY_CONFIG_ENABLE_SHFT 63 #define UVXH_RH_GAM_GRU_OVERLAY_CONFIG_ENABLE_MASK 0x8000000000000000UL /* UV4A unique defines */ #define UV4AH_RH_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT 26 #define UV4AH_RH_GAM_GRU_OVERLAY_CONFIG_BASE_MASK 0x000ffffffc000000UL /* UV4 unique defines */ #define UV4H_RH_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT 26 #define UV4H_RH_GAM_GRU_OVERLAY_CONFIG_BASE_MASK 0x00003ffffc000000UL /* UV3 unique defines */ #define UV3H_RH_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT 28 #define UV3H_RH_GAM_GRU_OVERLAY_CONFIG_BASE_MASK 0x00003ffff0000000UL #define UV3H_RH_GAM_GRU_OVERLAY_CONFIG_MODE_SHFT 62 #define UV3H_RH_GAM_GRU_OVERLAY_CONFIG_MODE_MASK 0x4000000000000000UL /* UV2 unique defines */ #define UV2H_RH_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT 28 #define UV2H_RH_GAM_GRU_OVERLAY_CONFIG_BASE_MASK 0x00003ffff0000000UL #define UVH_RH_GAM_GRU_OVERLAY_CONFIG_BASE_MASK ( \ is_uv(UV4A) ? 0x000ffffffc000000UL : \ is_uv(UV4) ? 0x00003ffffc000000UL : \ is_uv(UV3) ? 0x00003ffff0000000UL : \ is_uv(UV2) ? 0x00003ffff0000000UL : \ 0) #define UVH_RH_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT ( \ is_uv(UV4) ? 26 : \ is_uv(UV3) ? 28 : \ is_uv(UV2) ? 28 : \ -1) union uvh_rh_gam_gru_overlay_config_u { unsigned long v; /* UVH common struct */ struct uvh_rh_gam_gru_overlay_config_s { unsigned long rsvd_0_45:46; unsigned long rsvd_46_51:6; unsigned long n_gru:4; /* RW */ unsigned long rsvd_56_62:7; unsigned long enable:1; /* RW */ } s; /* UVXH common struct */ struct uvxh_rh_gam_gru_overlay_config_s { unsigned long rsvd_0_45:46; unsigned long rsvd_46_51:6; unsigned long n_gru:4; /* RW */ unsigned long rsvd_56_62:7; unsigned long enable:1; /* RW */ } sx; /* UV4A unique struct */ struct uv4ah_rh_gam_gru_overlay_config_s { unsigned long rsvd_0_24:25; unsigned long undef_25:1; /* Undefined */ unsigned long base:26; /* RW */ unsigned long n_gru:4; /* RW */ unsigned long rsvd_56_62:7; unsigned long enable:1; /* RW */ } s4a; /* UV4 unique struct */ struct uv4h_rh_gam_gru_overlay_config_s { unsigned long rsvd_0_24:25; unsigned long undef_25:1; /* Undefined */ unsigned long base:20; /* RW */ unsigned long rsvd_46_51:6; unsigned long n_gru:4; /* RW */ unsigned long rsvd_56_62:7; unsigned long enable:1; /* RW */ } s4; /* UV3 unique struct */ struct uv3h_rh_gam_gru_overlay_config_s { unsigned long rsvd_0_27:28; unsigned long base:18; /* RW */ unsigned long rsvd_46_51:6; unsigned long n_gru:4; /* RW */ unsigned long rsvd_56_61:6; unsigned long mode:1; /* RW */ unsigned long enable:1; /* RW */ } s3; /* UV2 unique struct */ struct uv2h_rh_gam_gru_overlay_config_s { unsigned long rsvd_0_27:28; unsigned long base:18; /* RW */ unsigned long rsvd_46_51:6; unsigned long n_gru:4; /* RW */ unsigned long rsvd_56_62:7; unsigned long enable:1; /* RW */ } s2; }; /* ========================================================================= */ /* UVH_RH_GAM_MMIOH_OVERLAY_CONFIG */ /* ========================================================================= */ #define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG ( \ is_uv(UV2) ? 0x1600030UL : \ 0) /* UV2 unique defines */ #define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_BASE_SHFT 27 #define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_BASE_MASK 0x00003ffff8000000UL #define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_M_IO_SHFT 46 #define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_M_IO_MASK 0x000fc00000000000UL #define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_N_IO_SHFT 52 #define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_N_IO_MASK 0x00f0000000000000UL #define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_ENABLE_SHFT 63 #define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_ENABLE_MASK 0x8000000000000000UL #define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG_BASE_SHFT ( \ is_uv(UV2) ? 27 : \ uv_undefined("UVH_RH_GAM_MMIOH_OVERLAY_CONFIG_BASE_SHFT")) union uvh_rh_gam_mmioh_overlay_config_u { unsigned long v; /* UVH common struct */ struct uvh_rh_gam_mmioh_overlay_config_s { unsigned long rsvd_0_26:27; unsigned long base:19; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; /* RW */ unsigned long rsvd_56_62:7; unsigned long enable:1; /* RW */ } s; /* UVXH common struct */ struct uvxh_rh_gam_mmioh_overlay_config_s { unsigned long rsvd_0_26:27; unsigned long base:19; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; /* RW */ unsigned long rsvd_56_62:7; unsigned long enable:1; /* RW */ } sx; /* UV2 unique struct */ struct uv2h_rh_gam_mmioh_overlay_config_s { unsigned long rsvd_0_26:27; unsigned long base:19; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; /* RW */ unsigned long rsvd_56_62:7; unsigned long enable:1; /* RW */ } s2; }; /* ========================================================================= */ /* UVH_RH_GAM_MMIOH_OVERLAY_CONFIG0 */ /* ========================================================================= */ #define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG0 ( \ is_uv(UV4) ? 0x483000UL : \ is_uv(UV3) ? 0x1603000UL : \ 0) /* UV4A unique defines */ #define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG0_BASE_SHFT 26 #define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG0_BASE_MASK 0x000ffffffc000000UL #define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG0_M_IO_SHFT 52 #define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG0_M_IO_MASK 0x03f0000000000000UL #define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG0_ENABLE_SHFT 63 #define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG0_ENABLE_MASK 0x8000000000000000UL /* UV4 unique defines */ #define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG0_BASE_SHFT 26 #define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG0_BASE_MASK 0x00003ffffc000000UL #define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG0_M_IO_SHFT 46 #define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG0_M_IO_MASK 0x000fc00000000000UL #define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG0_ENABLE_SHFT 63 #define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG0_ENABLE_MASK 0x8000000000000000UL /* UV3 unique defines */ #define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG0_BASE_SHFT 26 #define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG0_BASE_MASK 0x00003ffffc000000UL #define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG0_M_IO_SHFT 46 #define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG0_M_IO_MASK 0x000fc00000000000UL #define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG0_ENABLE_SHFT 63 #define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG0_ENABLE_MASK 0x8000000000000000UL #define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG0_BASE_MASK ( \ is_uv(UV4A) ? 0x000ffffffc000000UL : \ is_uv(UV4) ? 0x00003ffffc000000UL : \ is_uv(UV3) ? 0x00003ffffc000000UL : \ 0) #define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG0_BASE_SHFT ( \ is_uv(UV4) ? 26 : \ is_uv(UV3) ? 26 : \ -1) union uvh_rh_gam_mmioh_overlay_config0_u { unsigned long v; /* UVH common struct */ struct uvh_rh_gam_mmioh_overlay_config0_s { unsigned long rsvd_0_25:26; unsigned long base:20; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; unsigned long rsvd_56_62:7; unsigned long enable:1; /* RW */ } s; /* UVXH common struct */ struct uvxh_rh_gam_mmioh_overlay_config0_s { unsigned long rsvd_0_25:26; unsigned long base:20; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; unsigned long rsvd_56_62:7; unsigned long enable:1; /* RW */ } sx; /* UV4A unique struct */ struct uv4ah_rh_gam_mmioh_overlay_config0_mmr_s { unsigned long rsvd_0_25:26; unsigned long base:26; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; unsigned long undef_62:1; /* Undefined */ unsigned long enable:1; /* RW */ } s4a; /* UV4 unique struct */ struct uv4h_rh_gam_mmioh_overlay_config0_s { unsigned long rsvd_0_25:26; unsigned long base:20; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; unsigned long rsvd_56_62:7; unsigned long enable:1; /* RW */ } s4; /* UV3 unique struct */ struct uv3h_rh_gam_mmioh_overlay_config0_s { unsigned long rsvd_0_25:26; unsigned long base:20; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; unsigned long rsvd_56_62:7; unsigned long enable:1; /* RW */ } s3; }; /* ========================================================================= */ /* UVH_RH_GAM_MMIOH_OVERLAY_CONFIG1 */ /* ========================================================================= */ #define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG1 ( \ is_uv(UV4) ? 0x484000UL : \ is_uv(UV3) ? 0x1604000UL : \ 0) /* UV4A unique defines */ #define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG1_BASE_SHFT 26 #define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG1_BASE_MASK 0x000ffffffc000000UL #define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG1_M_IO_SHFT 52 #define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG1_M_IO_MASK 0x03f0000000000000UL #define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG1_ENABLE_SHFT 63 #define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG1_ENABLE_MASK 0x8000000000000000UL /* UV4 unique defines */ #define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG1_BASE_SHFT 26 #define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG1_BASE_MASK 0x00003ffffc000000UL #define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG1_M_IO_SHFT 46 #define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG1_M_IO_MASK 0x000fc00000000000UL #define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG1_ENABLE_SHFT 63 #define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG1_ENABLE_MASK 0x8000000000000000UL /* UV3 unique defines */ #define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG1_BASE_SHFT 26 #define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG1_BASE_MASK 0x00003ffffc000000UL #define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG1_M_IO_SHFT 46 #define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG1_M_IO_MASK 0x000fc00000000000UL #define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG1_ENABLE_SHFT 63 #define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG1_ENABLE_MASK 0x8000000000000000UL #define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG1_BASE_MASK ( \ is_uv(UV4A) ? 0x000ffffffc000000UL : \ is_uv(UV4) ? 0x00003ffffc000000UL : \ is_uv(UV3) ? 0x00003ffffc000000UL : \ 0) #define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG1_BASE_SHFT ( \ is_uv(UV4) ? 26 : \ is_uv(UV3) ? 26 : \ -1) union uvh_rh_gam_mmioh_overlay_config1_u { unsigned long v; /* UVH common struct */ struct uvh_rh_gam_mmioh_overlay_config1_s { unsigned long rsvd_0_25:26; unsigned long base:20; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; unsigned long rsvd_56_62:7; unsigned long enable:1; /* RW */ } s; /* UVXH common struct */ struct uvxh_rh_gam_mmioh_overlay_config1_s { unsigned long rsvd_0_25:26; unsigned long base:20; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; unsigned long rsvd_56_62:7; unsigned long enable:1; /* RW */ } sx; /* UV4A unique struct */ struct uv4ah_rh_gam_mmioh_overlay_config1_mmr_s { unsigned long rsvd_0_25:26; unsigned long base:26; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; unsigned long undef_62:1; /* Undefined */ unsigned long enable:1; /* RW */ } s4a; /* UV4 unique struct */ struct uv4h_rh_gam_mmioh_overlay_config1_s { unsigned long rsvd_0_25:26; unsigned long base:20; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; unsigned long rsvd_56_62:7; unsigned long enable:1; /* RW */ } s4; /* UV3 unique struct */ struct uv3h_rh_gam_mmioh_overlay_config1_s { unsigned long rsvd_0_25:26; unsigned long base:20; /* RW */ unsigned long m_io:6; /* RW */ unsigned long n_io:4; unsigned long rsvd_56_62:7; unsigned long enable:1; /* RW */ } s3; }; /* ========================================================================= */ /* UVH_RH_GAM_MMIOH_REDIRECT_CONFIG0 */ /* ========================================================================= */ #define UVH_RH_GAM_MMIOH_REDIRECT_CONFIG0 ( \ is_uv(UV4) ? 0x483800UL : \ is_uv(UV3) ? 0x1603800UL : \ 0) #define UVH_RH_GAM_MMIOH_REDIRECT_CONFIG0_DEPTH ( \ is_uv(UV4) ? 128 : \ is_uv(UV3) ? 128 : \ 0) /* UV4A unique defines */ #define UV4AH_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_SHFT 0 #define UV4AH_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_MASK 0x0000000000000fffUL /* UV4 unique defines */ #define UV4H_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_SHFT 0 #define UV4H_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_MASK 0x0000000000007fffUL /* UV3 unique defines */ #define UV3H_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_SHFT 0 #define UV3H_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_MASK 0x0000000000007fffUL union uvh_rh_gam_mmioh_redirect_config0_u { unsigned long v; /* UVH common struct */ struct uvh_rh_gam_mmioh_redirect_config0_s { unsigned long nasid:15; /* RW */ unsigned long rsvd_15_63:49; } s; /* UVXH common struct */ struct uvxh_rh_gam_mmioh_redirect_config0_s { unsigned long nasid:15; /* RW */ unsigned long rsvd_15_63:49; } sx; struct uv4ah_rh_gam_mmioh_redirect_config0_s { unsigned long nasid:12; /* RW */ unsigned long rsvd_12_63:52; } s4a; /* UV4 unique struct */ struct uv4h_rh_gam_mmioh_redirect_config0_s { unsigned long nasid:15; /* RW */ unsigned long rsvd_15_63:49; } s4; /* UV3 unique struct */ struct uv3h_rh_gam_mmioh_redirect_config0_s { unsigned long nasid:15; /* RW */ unsigned long rsvd_15_63:49; } s3; }; /* ========================================================================= */ /* UVH_RH_GAM_MMIOH_REDIRECT_CONFIG1 */ /* ========================================================================= */ #define UVH_RH_GAM_MMIOH_REDIRECT_CONFIG1 ( \ is_uv(UV4) ? 0x484800UL : \ is_uv(UV3) ? 0x1604800UL : \ 0) #define UVH_RH_GAM_MMIOH_REDIRECT_CONFIG1_DEPTH ( \ is_uv(UV4) ? 128 : \ is_uv(UV3) ? 128 : \ 0) /* UV4A unique defines */ #define UV4AH_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_SHFT 0 #define UV4AH_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_MASK 0x0000000000000fffUL /* UV4 unique defines */ #define UV4H_RH_GAM_MMIOH_REDIRECT_CONFIG1_NASID_SHFT 0 #define UV4H_RH_GAM_MMIOH_REDIRECT_CONFIG1_NASID_MASK 0x0000000000007fffUL /* UV3 unique defines */ #define UV3H_RH_GAM_MMIOH_REDIRECT_CONFIG1_NASID_SHFT 0 #define UV3H_RH_GAM_MMIOH_REDIRECT_CONFIG1_NASID_MASK 0x0000000000007fffUL union uvh_rh_gam_mmioh_redirect_config1_u { unsigned long v; /* UVH common struct */ struct uvh_rh_gam_mmioh_redirect_config1_s { unsigned long nasid:15; /* RW */ unsigned long rsvd_15_63:49; } s; /* UVXH common struct */ struct uvxh_rh_gam_mmioh_redirect_config1_s { unsigned long nasid:15; /* RW */ unsigned long rsvd_15_63:49; } sx; struct uv4ah_rh_gam_mmioh_redirect_config1_s { unsigned long nasid:12; /* RW */ unsigned long rsvd_12_63:52; } s4a; /* UV4 unique struct */ struct uv4h_rh_gam_mmioh_redirect_config1_s { unsigned long nasid:15; /* RW */ unsigned long rsvd_15_63:49; } s4; /* UV3 unique struct */ struct uv3h_rh_gam_mmioh_redirect_config1_s { unsigned long nasid:15; /* RW */ unsigned long rsvd_15_63:49; } s3; }; /* ========================================================================= */ /* UVH_RH_GAM_MMR_OVERLAY_CONFIG */ /* ========================================================================= */ #define UVH_RH_GAM_MMR_OVERLAY_CONFIG ( \ is_uv(UV4) ? 0x480028UL : \ is_uv(UV3) ? 0x1600028UL : \ is_uv(UV2) ? 0x1600028UL : \ 0) /* UVXH common defines */ #define UVXH_RH_GAM_MMR_OVERLAY_CONFIG_BASE_SHFT 26 #define UVXH_RH_GAM_MMR_OVERLAY_CONFIG_BASE_MASK ( \ is_uv(UV4A) ? 0x000ffffffc000000UL : \ is_uv(UV4) ? 0x00003ffffc000000UL : \ is_uv(UV3) ? 0x00003ffffc000000UL : \ is_uv(UV2) ? 0x00003ffffc000000UL : \ 0) #define UVXH_RH_GAM_MMR_OVERLAY_CONFIG_ENABLE_SHFT 63 #define UVXH_RH_GAM_MMR_OVERLAY_CONFIG_ENABLE_MASK 0x8000000000000000UL /* UV4A unique defines */ #define UV4AH_RH_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT 26 #define UV4AH_RH_GAM_GRU_OVERLAY_CONFIG_BASE_MASK 0x000ffffffc000000UL #define UVH_RH_GAM_MMR_OVERLAY_CONFIG_BASE_MASK ( \ is_uv(UV4A) ? 0x000ffffffc000000UL : \ is_uv(UV4) ? 0x00003ffffc000000UL : \ is_uv(UV3) ? 0x00003ffffc000000UL : \ is_uv(UV2) ? 0x00003ffffc000000UL : \ 0) #define UVH_RH_GAM_MMR_OVERLAY_CONFIG_BASE_SHFT ( \ is_uv(UV4) ? 26 : \ is_uv(UV3) ? 26 : \ is_uv(UV2) ? 26 : \ -1) union uvh_rh_gam_mmr_overlay_config_u { unsigned long v; /* UVH common struct */ struct uvh_rh_gam_mmr_overlay_config_s { unsigned long rsvd_0_25:26; unsigned long base:20; /* RW */ unsigned long rsvd_46_62:17; unsigned long enable:1; /* RW */ } s; /* UVXH common struct */ struct uvxh_rh_gam_mmr_overlay_config_s { unsigned long rsvd_0_25:26; unsigned long base:20; /* RW */ unsigned long rsvd_46_62:17; unsigned long enable:1; /* RW */ } sx; /* UV4 unique struct */ struct uv4h_rh_gam_mmr_overlay_config_s { unsigned long rsvd_0_25:26; unsigned long base:20; /* RW */ unsigned long rsvd_46_62:17; unsigned long enable:1; /* RW */ } s4; /* UV3 unique struct */ struct uv3h_rh_gam_mmr_overlay_config_s { unsigned long rsvd_0_25:26; unsigned long base:20; /* RW */ unsigned long rsvd_46_62:17; unsigned long enable:1; /* RW */ } s3; /* UV2 unique struct */ struct uv2h_rh_gam_mmr_overlay_config_s { unsigned long rsvd_0_25:26; unsigned long base:20; /* RW */ unsigned long rsvd_46_62:17; unsigned long enable:1; /* RW */ } s2; }; /* ========================================================================= */ /* UVH_RTC */ /* ========================================================================= */ #define UVH_RTC ( \ is_uv(UV5) ? 0xe0000UL : \ is_uv(UV4) ? 0xe0000UL : \ is_uv(UV3) ? 0x340000UL : \ is_uv(UV2) ? 0x340000UL : \ 0) /* UVH common defines*/ #define UVH_RTC_REAL_TIME_CLOCK_SHFT 0 #define UVH_RTC_REAL_TIME_CLOCK_MASK 0x00ffffffffffffffUL union uvh_rtc_u { unsigned long v; /* UVH common struct */ struct uvh_rtc_s { unsigned long real_time_clock:56; /* RW */ unsigned long rsvd_56_63:8; } s; /* UV5 unique struct */ struct uv5h_rtc_s { unsigned long real_time_clock:56; /* RW */ unsigned long rsvd_56_63:8; } s5; /* UV4 unique struct */ struct uv4h_rtc_s { unsigned long real_time_clock:56; /* RW */ unsigned long rsvd_56_63:8; } s4; /* UV3 unique struct */ struct uv3h_rtc_s { unsigned long real_time_clock:56; /* RW */ unsigned long rsvd_56_63:8; } s3; /* UV2 unique struct */ struct uv2h_rtc_s { unsigned long real_time_clock:56; /* RW */ unsigned long rsvd_56_63:8; } s2; }; /* ========================================================================= */ /* UVH_RTC1_INT_CONFIG */ /* ========================================================================= */ #define UVH_RTC1_INT_CONFIG 0x615c0UL /* UVH common defines*/ #define UVH_RTC1_INT_CONFIG_VECTOR_SHFT 0 #define UVH_RTC1_INT_CONFIG_VECTOR_MASK 0x00000000000000ffUL #define UVH_RTC1_INT_CONFIG_DM_SHFT 8 #define UVH_RTC1_INT_CONFIG_DM_MASK 0x0000000000000700UL #define UVH_RTC1_INT_CONFIG_DESTMODE_SHFT 11 #define UVH_RTC1_INT_CONFIG_DESTMODE_MASK 0x0000000000000800UL #define UVH_RTC1_INT_CONFIG_STATUS_SHFT 12 #define UVH_RTC1_INT_CONFIG_STATUS_MASK 0x0000000000001000UL #define UVH_RTC1_INT_CONFIG_P_SHFT 13 #define UVH_RTC1_INT_CONFIG_P_MASK 0x0000000000002000UL #define UVH_RTC1_INT_CONFIG_T_SHFT 15 #define UVH_RTC1_INT_CONFIG_T_MASK 0x0000000000008000UL #define UVH_RTC1_INT_CONFIG_M_SHFT 16 #define UVH_RTC1_INT_CONFIG_M_MASK 0x0000000000010000UL #define UVH_RTC1_INT_CONFIG_APIC_ID_SHFT 32 #define UVH_RTC1_INT_CONFIG_APIC_ID_MASK 0xffffffff00000000UL union uvh_rtc1_int_config_u { unsigned long v; /* UVH common struct */ struct uvh_rtc1_int_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s; /* UV5 unique struct */ struct uv5h_rtc1_int_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s5; /* UV4 unique struct */ struct uv4h_rtc1_int_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s4; /* UV3 unique struct */ struct uv3h_rtc1_int_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s3; /* UV2 unique struct */ struct uv2h_rtc1_int_config_s { unsigned long vector_:8; /* RW */ unsigned long dm:3; /* RW */ unsigned long destmode:1; /* RW */ unsigned long status:1; /* RO */ unsigned long p:1; /* RO */ unsigned long rsvd_14:1; unsigned long t:1; /* RO */ unsigned long m:1; /* RW */ unsigned long rsvd_17_31:15; unsigned long apic_id:32; /* RW */ } s2; }; /* ========================================================================= */ /* UVH_SCRATCH5 */ /* ========================================================================= */ #define UVH_SCRATCH5 ( \ is_uv(UV5) ? 0xb0200UL : \ is_uv(UV4) ? 0xb0200UL : \ is_uv(UV3) ? 0x2d0200UL : \ is_uv(UV2) ? 0x2d0200UL : \ 0) #define UV5H_SCRATCH5 0xb0200UL #define UV4H_SCRATCH5 0xb0200UL #define UV3H_SCRATCH5 0x2d0200UL #define UV2H_SCRATCH5 0x2d0200UL /* UVH common defines*/ #define UVH_SCRATCH5_SCRATCH5_SHFT 0 #define UVH_SCRATCH5_SCRATCH5_MASK 0xffffffffffffffffUL /* UVXH common defines */ #define UVXH_SCRATCH5_SCRATCH5_SHFT 0 #define UVXH_SCRATCH5_SCRATCH5_MASK 0xffffffffffffffffUL /* UVYH common defines */ #define UVYH_SCRATCH5_SCRATCH5_SHFT 0 #define UVYH_SCRATCH5_SCRATCH5_MASK 0xffffffffffffffffUL /* UV5 unique defines */ #define UV5H_SCRATCH5_SCRATCH5_SHFT 0 #define UV5H_SCRATCH5_SCRATCH5_MASK 0xffffffffffffffffUL /* UV4 unique defines */ #define UV4H_SCRATCH5_SCRATCH5_SHFT 0 #define UV4H_SCRATCH5_SCRATCH5_MASK 0xffffffffffffffffUL /* UV3 unique defines */ #define UV3H_SCRATCH5_SCRATCH5_SHFT 0 #define UV3H_SCRATCH5_SCRATCH5_MASK 0xffffffffffffffffUL /* UV2 unique defines */ #define UV2H_SCRATCH5_SCRATCH5_SHFT 0 #define UV2H_SCRATCH5_SCRATCH5_MASK 0xffffffffffffffffUL union uvh_scratch5_u { unsigned long v; /* UVH common struct */ struct uvh_scratch5_s { unsigned long scratch5:64; /* RW */ } s; /* UVXH common struct */ struct uvxh_scratch5_s { unsigned long scratch5:64; /* RW */ } sx; /* UVYH common struct */ struct uvyh_scratch5_s { unsigned long scratch5:64; /* RW */ } sy; /* UV5 unique struct */ struct uv5h_scratch5_s { unsigned long scratch5:64; /* RW */ } s5; /* UV4 unique struct */ struct uv4h_scratch5_s { unsigned long scratch5:64; /* RW */ } s4; /* UV3 unique struct */ struct uv3h_scratch5_s { unsigned long scratch5:64; /* RW */ } s3; /* UV2 unique struct */ struct uv2h_scratch5_s { unsigned long scratch5:64; /* RW */ } s2; }; /* ========================================================================= */ /* UVH_SCRATCH5_ALIAS */ /* ========================================================================= */ #define UVH_SCRATCH5_ALIAS ( \ is_uv(UV5) ? 0xb0208UL : \ is_uv(UV4) ? 0xb0208UL : \ is_uv(UV3) ? 0x2d0208UL : \ is_uv(UV2) ? 0x2d0208UL : \ 0) #define UV5H_SCRATCH5_ALIAS 0xb0208UL #define UV4H_SCRATCH5_ALIAS 0xb0208UL #define UV3H_SCRATCH5_ALIAS 0x2d0208UL #define UV2H_SCRATCH5_ALIAS 0x2d0208UL /* ========================================================================= */ /* UVH_SCRATCH5_ALIAS_2 */ /* ========================================================================= */ #define UVH_SCRATCH5_ALIAS_2 ( \ is_uv(UV5) ? 0xb0210UL : \ is_uv(UV4) ? 0xb0210UL : \ is_uv(UV3) ? 0x2d0210UL : \ is_uv(UV2) ? 0x2d0210UL : \ 0) #define UV5H_SCRATCH5_ALIAS_2 0xb0210UL #define UV4H_SCRATCH5_ALIAS_2 0xb0210UL #define UV3H_SCRATCH5_ALIAS_2 0x2d0210UL #define UV2H_SCRATCH5_ALIAS_2 0x2d0210UL #endif /* _ASM_X86_UV_UV_MMRS_H */ |