Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 | [ { "ArchStdEvent": "L1I_CACHE_REFILL" }, { "ArchStdEvent": "L1I_TLB_REFILL" }, { "ArchStdEvent": "L1D_CACHE_REFILL" }, { "ArchStdEvent": "L1D_CACHE" }, { "ArchStdEvent": "L1D_TLB_REFILL" }, { "ArchStdEvent": "L1I_CACHE" }, { "ArchStdEvent": "L1D_CACHE_WB" }, { "ArchStdEvent": "L2D_CACHE" }, { "ArchStdEvent": "L2D_CACHE_REFILL" }, { "ArchStdEvent": "L2D_CACHE_WB" }, { "ArchStdEvent": "L2D_CACHE_ALLOCATE" }, { "ArchStdEvent": "L1D_TLB" }, { "ArchStdEvent": "L1I_TLB" }, { "ArchStdEvent": "L3D_CACHE_ALLOCATE" }, { "ArchStdEvent": "L3D_CACHE_REFILL" }, { "ArchStdEvent": "L3D_CACHE" }, { "ArchStdEvent": "L2D_TLB_REFILL" }, { "ArchStdEvent": "L2D_TLB" }, { "ArchStdEvent": "DTLB_WALK" }, { "ArchStdEvent": "ITLB_WALK" }, { "ArchStdEvent": "LL_CACHE_RD" }, { "ArchStdEvent": "LL_CACHE_MISS_RD" }, { "ArchStdEvent": "L1D_CACHE_RD" }, { "ArchStdEvent": "L1D_CACHE_WR" }, { "ArchStdEvent": "L1D_CACHE_REFILL_RD" }, { "ArchStdEvent": "L1D_CACHE_REFILL_WR" }, { "ArchStdEvent": "L1D_CACHE_REFILL_INNER" }, { "ArchStdEvent": "L1D_CACHE_REFILL_OUTER" }, { "ArchStdEvent": "L1D_CACHE_WB_VICTIM" }, { "ArchStdEvent": "L1D_CACHE_WB_CLEAN" }, { "ArchStdEvent": "L1D_CACHE_INVAL" }, { "ArchStdEvent": "L1D_TLB_REFILL_RD" }, { "ArchStdEvent": "L1D_TLB_REFILL_WR" }, { "ArchStdEvent": "L1D_TLB_RD" }, { "ArchStdEvent": "L1D_TLB_WR" }, { "ArchStdEvent": "L2D_CACHE_RD" }, { "ArchStdEvent": "L2D_CACHE_WR" }, { "ArchStdEvent": "L2D_CACHE_REFILL_RD" }, { "ArchStdEvent": "L2D_CACHE_REFILL_WR" }, { "ArchStdEvent": "L2D_CACHE_WB_VICTIM" }, { "ArchStdEvent": "L2D_CACHE_WB_CLEAN" }, { "ArchStdEvent": "L2D_CACHE_INVAL" }, { "ArchStdEvent": "L2D_TLB_REFILL_RD" }, { "ArchStdEvent": "L2D_TLB_REFILL_WR" }, { "ArchStdEvent": "L2D_TLB_RD" }, { "ArchStdEvent": "L2D_TLB_WR" }, { "ArchStdEvent": "L3D_CACHE_RD" } ] |