Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 | /* * Copyright 2009 Marcin Kościelnicki * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be included in * all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR * OTHER DEALINGS IN THE SOFTWARE. */ #define CP_FLAG_CLEAR 0 #define CP_FLAG_SET 1 #define CP_FLAG_SWAP_DIRECTION ((0 * 32) + 0) #define CP_FLAG_SWAP_DIRECTION_LOAD 0 #define CP_FLAG_SWAP_DIRECTION_SAVE 1 #define CP_FLAG_UNK01 ((0 * 32) + 1) #define CP_FLAG_UNK01_CLEAR 0 #define CP_FLAG_UNK01_SET 1 #define CP_FLAG_UNK03 ((0 * 32) + 3) #define CP_FLAG_UNK03_CLEAR 0 #define CP_FLAG_UNK03_SET 1 #define CP_FLAG_USER_SAVE ((0 * 32) + 5) #define CP_FLAG_USER_SAVE_NOT_PENDING 0 #define CP_FLAG_USER_SAVE_PENDING 1 #define CP_FLAG_USER_LOAD ((0 * 32) + 6) #define CP_FLAG_USER_LOAD_NOT_PENDING 0 #define CP_FLAG_USER_LOAD_PENDING 1 #define CP_FLAG_UNK0B ((0 * 32) + 0xb) #define CP_FLAG_UNK0B_CLEAR 0 #define CP_FLAG_UNK0B_SET 1 #define CP_FLAG_XFER_SWITCH ((0 * 32) + 0xe) #define CP_FLAG_XFER_SWITCH_DISABLE 0 #define CP_FLAG_XFER_SWITCH_ENABLE 1 #define CP_FLAG_STATE ((0 * 32) + 0x1c) #define CP_FLAG_STATE_STOPPED 0 #define CP_FLAG_STATE_RUNNING 1 #define CP_FLAG_UNK1D ((0 * 32) + 0x1d) #define CP_FLAG_UNK1D_CLEAR 0 #define CP_FLAG_UNK1D_SET 1 #define CP_FLAG_UNK20 ((1 * 32) + 0) #define CP_FLAG_UNK20_CLEAR 0 #define CP_FLAG_UNK20_SET 1 #define CP_FLAG_STATUS ((2 * 32) + 0) #define CP_FLAG_STATUS_BUSY 0 #define CP_FLAG_STATUS_IDLE 1 #define CP_FLAG_AUTO_SAVE ((2 * 32) + 4) #define CP_FLAG_AUTO_SAVE_NOT_PENDING 0 #define CP_FLAG_AUTO_SAVE_PENDING 1 #define CP_FLAG_AUTO_LOAD ((2 * 32) + 5) #define CP_FLAG_AUTO_LOAD_NOT_PENDING 0 #define CP_FLAG_AUTO_LOAD_PENDING 1 #define CP_FLAG_NEWCTX ((2 * 32) + 10) #define CP_FLAG_NEWCTX_BUSY 0 #define CP_FLAG_NEWCTX_DONE 1 #define CP_FLAG_XFER ((2 * 32) + 11) #define CP_FLAG_XFER_IDLE 0 #define CP_FLAG_XFER_BUSY 1 #define CP_FLAG_ALWAYS ((2 * 32) + 13) #define CP_FLAG_ALWAYS_FALSE 0 #define CP_FLAG_ALWAYS_TRUE 1 #define CP_FLAG_INTR ((2 * 32) + 15) #define CP_FLAG_INTR_NOT_PENDING 0 #define CP_FLAG_INTR_PENDING 1 #define CP_CTX 0x00100000 #define CP_CTX_COUNT 0x000f0000 #define CP_CTX_COUNT_SHIFT 16 #define CP_CTX_REG 0x00003fff #define CP_LOAD_SR 0x00200000 #define CP_LOAD_SR_VALUE 0x000fffff #define CP_BRA 0x00400000 #define CP_BRA_IP 0x0001ff00 #define CP_BRA_IP_SHIFT 8 #define CP_BRA_IF_CLEAR 0x00000080 #define CP_BRA_FLAG 0x0000007f #define CP_WAIT 0x00500000 #define CP_WAIT_SET 0x00000080 #define CP_WAIT_FLAG 0x0000007f #define CP_SET 0x00700000 #define CP_SET_1 0x00000080 #define CP_SET_FLAG 0x0000007f #define CP_NEWCTX 0x00600004 #define CP_NEXT_TO_SWAP 0x00600005 #define CP_SET_CONTEXT_POINTER 0x00600006 #define CP_SET_XFER_POINTER 0x00600007 #define CP_ENABLE 0x00600009 #define CP_END 0x0060000c #define CP_NEXT_TO_CURRENT 0x0060000d #define CP_DISABLE1 0x0090ffff #define CP_DISABLE2 0x0091ffff #define CP_XFER_1 0x008000ff #define CP_XFER_2 0x008800ff #define CP_SEEK_1 0x00c000ff #define CP_SEEK_2 0x00c800ff #include "ctxnv40.h" #include "nv50.h" #include <subdev/fb.h> #define IS_NVA3F(x) (((x) > 0xa0 && (x) < 0xaa) || (x) == 0xaf) #define IS_NVAAF(x) ((x) >= 0xaa && (x) <= 0xac) /* * This code deals with PGRAPH contexts on NV50 family cards. Like NV40, it's * the GPU itself that does context-switching, but it needs a special * microcode to do it. And it's the driver's task to supply this microcode, * further known as ctxprog, as well as the initial context values, known * as ctxvals. * * Without ctxprog, you cannot switch contexts. Not even in software, since * the majority of context [xfer strands] isn't accessible directly. You're * stuck with a single channel, and you also suffer all the problems resulting * from missing ctxvals, since you cannot load them. * * Without ctxvals, you're stuck with PGRAPH's default context. It's enough to * run 2d operations, but trying to utilise 3d or CUDA will just lock you up, * since you don't have... some sort of needed setup. * * Nouveau will just disable acceleration if not given ctxprog + ctxvals, since * it's too much hassle to handle no-ctxprog as a special case. */ /* * How ctxprogs work. * * The ctxprog is written in its own kind of microcode, with very small and * crappy set of available commands. You upload it to a small [512 insns] * area of memory on PGRAPH, and it'll be run when PFIFO wants PGRAPH to * switch channel. or when the driver explicitely requests it. Stuff visible * to ctxprog consists of: PGRAPH MMIO registers, PGRAPH context strands, * the per-channel context save area in VRAM [known as ctxvals or grctx], * 4 flags registers, a scratch register, two grctx pointers, plus many * random poorly-understood details. * * When ctxprog runs, it's supposed to check what operations are asked of it, * save old context if requested, optionally reset PGRAPH and switch to the * new channel, and load the new context. Context consists of three major * parts: subset of MMIO registers and two "xfer areas". */ /* TODO: * - document unimplemented bits compared to nvidia * - NVAx: make a TP subroutine, use it. * - use 0x4008fc instead of 0x1540? */ enum cp_label { cp_check_load = 1, cp_setup_auto_load, cp_setup_load, cp_setup_save, cp_swap_state, cp_prepare_exit, cp_exit, }; static void nv50_gr_construct_mmio(struct nvkm_grctx *ctx); static void nv50_gr_construct_xfer1(struct nvkm_grctx *ctx); static void nv50_gr_construct_xfer2(struct nvkm_grctx *ctx); /* Main function: construct the ctxprog skeleton, call the other functions. */ static int nv50_grctx_generate(struct nvkm_grctx *ctx) { cp_set (ctx, STATE, RUNNING); cp_set (ctx, XFER_SWITCH, ENABLE); /* decide whether we're loading/unloading the context */ cp_bra (ctx, AUTO_SAVE, PENDING, cp_setup_save); cp_bra (ctx, USER_SAVE, PENDING, cp_setup_save); cp_name(ctx, cp_check_load); cp_bra (ctx, AUTO_LOAD, PENDING, cp_setup_auto_load); cp_bra (ctx, USER_LOAD, PENDING, cp_setup_load); cp_bra (ctx, ALWAYS, TRUE, cp_prepare_exit); /* setup for context load */ cp_name(ctx, cp_setup_auto_load); cp_out (ctx, CP_DISABLE1); cp_out (ctx, CP_DISABLE2); cp_out (ctx, CP_ENABLE); cp_out (ctx, CP_NEXT_TO_SWAP); cp_set (ctx, UNK01, SET); cp_name(ctx, cp_setup_load); cp_out (ctx, CP_NEWCTX); cp_wait(ctx, NEWCTX, BUSY); cp_set (ctx, UNK1D, CLEAR); cp_set (ctx, SWAP_DIRECTION, LOAD); cp_bra (ctx, UNK0B, SET, cp_prepare_exit); cp_bra (ctx, ALWAYS, TRUE, cp_swap_state); /* setup for context save */ cp_name(ctx, cp_setup_save); cp_set (ctx, UNK1D, SET); cp_wait(ctx, STATUS, BUSY); cp_wait(ctx, INTR, PENDING); cp_bra (ctx, STATUS, BUSY, cp_setup_save); cp_set (ctx, UNK01, SET); cp_set (ctx, SWAP_DIRECTION, SAVE); /* general PGRAPH state */ cp_name(ctx, cp_swap_state); cp_set (ctx, UNK03, SET); cp_pos (ctx, 0x00004/4); cp_ctx (ctx, 0x400828, 1); /* needed. otherwise, flickering happens. */ cp_pos (ctx, 0x00100/4); nv50_gr_construct_mmio(ctx); nv50_gr_construct_xfer1(ctx); nv50_gr_construct_xfer2(ctx); cp_bra (ctx, SWAP_DIRECTION, SAVE, cp_check_load); cp_set (ctx, UNK20, SET); cp_set (ctx, SWAP_DIRECTION, SAVE); /* no idea why this is needed, but fixes at least one lockup. */ cp_lsr (ctx, ctx->ctxvals_base); cp_out (ctx, CP_SET_XFER_POINTER); cp_lsr (ctx, 4); cp_out (ctx, CP_SEEK_1); cp_out (ctx, CP_XFER_1); cp_wait(ctx, XFER, BUSY); /* pre-exit state updates */ cp_name(ctx, cp_prepare_exit); cp_set (ctx, UNK01, CLEAR); cp_set (ctx, UNK03, CLEAR); cp_set (ctx, UNK1D, CLEAR); cp_bra (ctx, USER_SAVE, PENDING, cp_exit); cp_out (ctx, CP_NEXT_TO_CURRENT); cp_name(ctx, cp_exit); cp_set (ctx, USER_SAVE, NOT_PENDING); cp_set (ctx, USER_LOAD, NOT_PENDING); cp_set (ctx, XFER_SWITCH, DISABLE); cp_set (ctx, STATE, STOPPED); cp_out (ctx, CP_END); ctx->ctxvals_pos += 0x400; /* padding... no idea why you need it */ return 0; } void nv50_grctx_fill(struct nvkm_device *device, struct nvkm_gpuobj *mem) { nv50_grctx_generate(&(struct nvkm_grctx) { .device = device, .mode = NVKM_GRCTX_VALS, .data = mem, }); } int nv50_grctx_init(struct nvkm_device *device, u32 *size) { u32 *ctxprog = kmalloc(512 * 4, GFP_KERNEL), i; struct nvkm_grctx ctx = { .device = device, .mode = NVKM_GRCTX_PROG, .ucode = ctxprog, .ctxprog_max = 512, }; if (!ctxprog) return -ENOMEM; nv50_grctx_generate(&ctx); nvkm_wr32(device, 0x400324, 0); for (i = 0; i < ctx.ctxprog_len; i++) nvkm_wr32(device, 0x400328, ctxprog[i]); *size = ctx.ctxvals_pos * 4; kfree(ctxprog); return 0; } /* * Constructs MMIO part of ctxprog and ctxvals. Just a matter of knowing which * registers to save/restore and the default values for them. */ static void nv50_gr_construct_mmio_ddata(struct nvkm_grctx *ctx); static void nv50_gr_construct_mmio(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; int i, j; int offset, base; u32 units = nvkm_rd32(device, 0x1540); /* 0800: DISPATCH */ cp_ctx(ctx, 0x400808, 7); gr_def(ctx, 0x400814, 0x00000030); cp_ctx(ctx, 0x400834, 0x32); if (device->chipset == 0x50) { gr_def(ctx, 0x400834, 0xff400040); gr_def(ctx, 0x400838, 0xfff00080); gr_def(ctx, 0x40083c, 0xfff70090); gr_def(ctx, 0x400840, 0xffe806a8); } gr_def(ctx, 0x400844, 0x00000002); if (IS_NVA3F(device->chipset)) gr_def(ctx, 0x400894, 0x00001000); gr_def(ctx, 0x4008e8, 0x00000003); gr_def(ctx, 0x4008ec, 0x00001000); if (device->chipset == 0x50) cp_ctx(ctx, 0x400908, 0xb); else if (device->chipset < 0xa0) cp_ctx(ctx, 0x400908, 0xc); else cp_ctx(ctx, 0x400908, 0xe); if (device->chipset >= 0xa0) cp_ctx(ctx, 0x400b00, 0x1); if (IS_NVA3F(device->chipset)) { cp_ctx(ctx, 0x400b10, 0x1); gr_def(ctx, 0x400b10, 0x0001629d); cp_ctx(ctx, 0x400b20, 0x1); gr_def(ctx, 0x400b20, 0x0001629d); } nv50_gr_construct_mmio_ddata(ctx); /* 0C00: VFETCH */ cp_ctx(ctx, 0x400c08, 0x2); gr_def(ctx, 0x400c08, 0x0000fe0c); /* 1000 */ if (device->chipset < 0xa0) { cp_ctx(ctx, 0x401008, 0x4); gr_def(ctx, 0x401014, 0x00001000); } else if (!IS_NVA3F(device->chipset)) { cp_ctx(ctx, 0x401008, 0x5); gr_def(ctx, 0x401018, 0x00001000); } else { cp_ctx(ctx, 0x401008, 0x5); gr_def(ctx, 0x401018, 0x00004000); } /* 1400 */ cp_ctx(ctx, 0x401400, 0x8); cp_ctx(ctx, 0x401424, 0x3); if (device->chipset == 0x50) gr_def(ctx, 0x40142c, 0x0001fd87); else gr_def(ctx, 0x40142c, 0x00000187); cp_ctx(ctx, 0x401540, 0x5); gr_def(ctx, 0x401550, 0x00001018); /* 1800: STREAMOUT */ cp_ctx(ctx, 0x401814, 0x1); gr_def(ctx, 0x401814, 0x000000ff); if (device->chipset == 0x50) { cp_ctx(ctx, 0x40181c, 0xe); gr_def(ctx, 0x401850, 0x00000004); } else if (device->chipset < 0xa0) { cp_ctx(ctx, 0x40181c, 0xf); gr_def(ctx, 0x401854, 0x00000004); } else { cp_ctx(ctx, 0x40181c, 0x13); gr_def(ctx, 0x401864, 0x00000004); } /* 1C00 */ cp_ctx(ctx, 0x401c00, 0x1); switch (device->chipset) { case 0x50: gr_def(ctx, 0x401c00, 0x0001005f); break; case 0x84: case 0x86: case 0x94: gr_def(ctx, 0x401c00, 0x044d00df); break; case 0x92: case 0x96: case 0x98: case 0xa0: case 0xaa: case 0xac: gr_def(ctx, 0x401c00, 0x042500df); break; case 0xa3: case 0xa5: case 0xa8: case 0xaf: gr_def(ctx, 0x401c00, 0x142500df); break; } /* 2000 */ /* 2400 */ cp_ctx(ctx, 0x402400, 0x1); if (device->chipset == 0x50) cp_ctx(ctx, 0x402408, 0x1); else cp_ctx(ctx, 0x402408, 0x2); gr_def(ctx, 0x402408, 0x00000600); /* 2800: CSCHED */ cp_ctx(ctx, 0x402800, 0x1); if (device->chipset == 0x50) gr_def(ctx, 0x402800, 0x00000006); /* 2C00: ZCULL */ cp_ctx(ctx, 0x402c08, 0x6); if (device->chipset != 0x50) gr_def(ctx, 0x402c14, 0x01000000); gr_def(ctx, 0x402c18, 0x000000ff); if (device->chipset == 0x50) cp_ctx(ctx, 0x402ca0, 0x1); else cp_ctx(ctx, 0x402ca0, 0x2); if (device->chipset < 0xa0) gr_def(ctx, 0x402ca0, 0x00000400); else if (!IS_NVA3F(device->chipset)) gr_def(ctx, 0x402ca0, 0x00000800); else gr_def(ctx, 0x402ca0, 0x00000400); cp_ctx(ctx, 0x402cac, 0x4); /* 3000: ENG2D */ cp_ctx(ctx, 0x403004, 0x1); gr_def(ctx, 0x403004, 0x00000001); /* 3400 */ if (device->chipset >= 0xa0) { cp_ctx(ctx, 0x403404, 0x1); gr_def(ctx, 0x403404, 0x00000001); } /* 5000: CCACHE */ cp_ctx(ctx, 0x405000, 0x1); switch (device->chipset) { case 0x50: gr_def(ctx, 0x405000, 0x00300080); break; case 0x84: case 0xa0: case 0xa3: case 0xa5: case 0xa8: case 0xaa: case 0xac: case 0xaf: gr_def(ctx, 0x405000, 0x000e0080); break; case 0x86: case 0x92: case 0x94: case 0x96: case 0x98: gr_def(ctx, 0x405000, 0x00000080); break; } cp_ctx(ctx, 0x405014, 0x1); gr_def(ctx, 0x405014, 0x00000004); cp_ctx(ctx, 0x40501c, 0x1); cp_ctx(ctx, 0x405024, 0x1); cp_ctx(ctx, 0x40502c, 0x1); /* 6000? */ if (device->chipset == 0x50) cp_ctx(ctx, 0x4063e0, 0x1); /* 6800: M2MF */ if (device->chipset < 0x90) { cp_ctx(ctx, 0x406814, 0x2b); gr_def(ctx, 0x406818, 0x00000f80); gr_def(ctx, 0x406860, 0x007f0080); gr_def(ctx, 0x40689c, 0x007f0080); } else { cp_ctx(ctx, 0x406814, 0x4); if (device->chipset == 0x98) gr_def(ctx, 0x406818, 0x00000f80); else gr_def(ctx, 0x406818, 0x00001f80); if (IS_NVA3F(device->chipset)) gr_def(ctx, 0x40681c, 0x00000030); cp_ctx(ctx, 0x406830, 0x3); } /* 7000: per-ROP group state */ for (i = 0; i < 8; i++) { if (units & (1<<(i+16))) { cp_ctx(ctx, 0x407000 + (i<<8), 3); if (device->chipset == 0x50) gr_def(ctx, 0x407000 + (i<<8), 0x1b74f820); else if (device->chipset != 0xa5) gr_def(ctx, 0x407000 + (i<<8), 0x3b74f821); else gr_def(ctx, 0x407000 + (i<<8), 0x7b74f821); gr_def(ctx, 0x407004 + (i<<8), 0x89058001); if (device->chipset == 0x50) { cp_ctx(ctx, 0x407010 + (i<<8), 1); } else if (device->chipset < 0xa0) { cp_ctx(ctx, 0x407010 + (i<<8), 2); gr_def(ctx, 0x407010 + (i<<8), 0x00001000); gr_def(ctx, 0x407014 + (i<<8), 0x0000001f); } else { cp_ctx(ctx, 0x407010 + (i<<8), 3); gr_def(ctx, 0x407010 + (i<<8), 0x00001000); if (device->chipset != 0xa5) gr_def(ctx, 0x407014 + (i<<8), 0x000000ff); else gr_def(ctx, 0x407014 + (i<<8), 0x000001ff); } cp_ctx(ctx, 0x407080 + (i<<8), 4); if (device->chipset != 0xa5) gr_def(ctx, 0x407080 + (i<<8), 0x027c10fa); else gr_def(ctx, 0x407080 + (i<<8), 0x827c10fa); if (device->chipset == 0x50) gr_def(ctx, 0x407084 + (i<<8), 0x000000c0); else gr_def(ctx, 0x407084 + (i<<8), 0x400000c0); gr_def(ctx, 0x407088 + (i<<8), 0xb7892080); if (device->chipset < 0xa0) cp_ctx(ctx, 0x407094 + (i<<8), 1); else if (!IS_NVA3F(device->chipset)) cp_ctx(ctx, 0x407094 + (i<<8), 3); else { cp_ctx(ctx, 0x407094 + (i<<8), 4); gr_def(ctx, 0x4070a0 + (i<<8), 1); } } } cp_ctx(ctx, 0x407c00, 0x3); if (device->chipset < 0x90) gr_def(ctx, 0x407c00, 0x00010040); else if (device->chipset < 0xa0) gr_def(ctx, 0x407c00, 0x00390040); else gr_def(ctx, 0x407c00, 0x003d0040); gr_def(ctx, 0x407c08, 0x00000022); if (device->chipset >= 0xa0) { cp_ctx(ctx, 0x407c10, 0x3); cp_ctx(ctx, 0x407c20, 0x1); cp_ctx(ctx, 0x407c2c, 0x1); } if (device->chipset < 0xa0) { cp_ctx(ctx, 0x407d00, 0x9); } else { cp_ctx(ctx, 0x407d00, 0x15); } if (device->chipset == 0x98) gr_def(ctx, 0x407d08, 0x00380040); else { if (device->chipset < 0x90) gr_def(ctx, 0x407d08, 0x00010040); else if (device->chipset < 0xa0) gr_def(ctx, 0x407d08, 0x00390040); else { if (device->fb->ram->type != NVKM_RAM_TYPE_GDDR5) gr_def(ctx, 0x407d08, 0x003d0040); else gr_def(ctx, 0x407d08, 0x003c0040); } gr_def(ctx, 0x407d0c, 0x00000022); } /* 8000+: per-TP state */ for (i = 0; i < 10; i++) { if (units & (1<<i)) { if (device->chipset < 0xa0) base = 0x408000 + (i<<12); else base = 0x408000 + (i<<11); if (device->chipset < 0xa0) offset = base + 0xc00; else offset = base + 0x80; cp_ctx(ctx, offset + 0x00, 1); gr_def(ctx, offset + 0x00, 0x0000ff0a); cp_ctx(ctx, offset + 0x08, 1); /* per-MP state */ for (j = 0; j < (device->chipset < 0xa0 ? 2 : 4); j++) { if (!(units & (1 << (j+24)))) continue; if (device->chipset < 0xa0) offset = base + 0x200 + (j<<7); else offset = base + 0x100 + (j<<7); cp_ctx(ctx, offset, 0x20); gr_def(ctx, offset + 0x00, 0x01800000); gr_def(ctx, offset + 0x04, 0x00160000); gr_def(ctx, offset + 0x08, 0x01800000); gr_def(ctx, offset + 0x18, 0x0003ffff); switch (device->chipset) { case 0x50: gr_def(ctx, offset + 0x1c, 0x00080000); break; case 0x84: gr_def(ctx, offset + 0x1c, 0x00880000); break; case 0x86: gr_def(ctx, offset + 0x1c, 0x018c0000); break; case 0x92: case 0x96: case 0x98: gr_def(ctx, offset + 0x1c, 0x118c0000); break; case 0x94: gr_def(ctx, offset + 0x1c, 0x10880000); break; case 0xa0: case 0xa5: gr_def(ctx, offset + 0x1c, 0x310c0000); break; case 0xa3: case 0xa8: case 0xaa: case 0xac: case 0xaf: gr_def(ctx, offset + 0x1c, 0x300c0000); break; } gr_def(ctx, offset + 0x40, 0x00010401); if (device->chipset == 0x50) gr_def(ctx, offset + 0x48, 0x00000040); else gr_def(ctx, offset + 0x48, 0x00000078); gr_def(ctx, offset + 0x50, 0x000000bf); gr_def(ctx, offset + 0x58, 0x00001210); if (device->chipset == 0x50) gr_def(ctx, offset + 0x5c, 0x00000080); else gr_def(ctx, offset + 0x5c, 0x08000080); if (device->chipset >= 0xa0) gr_def(ctx, offset + 0x68, 0x0000003e); } if (device->chipset < 0xa0) cp_ctx(ctx, base + 0x300, 0x4); else cp_ctx(ctx, base + 0x300, 0x5); if (device->chipset == 0x50) gr_def(ctx, base + 0x304, 0x00007070); else if (device->chipset < 0xa0) gr_def(ctx, base + 0x304, 0x00027070); else if (!IS_NVA3F(device->chipset)) gr_def(ctx, base + 0x304, 0x01127070); else gr_def(ctx, base + 0x304, 0x05127070); if (device->chipset < 0xa0) cp_ctx(ctx, base + 0x318, 1); else cp_ctx(ctx, base + 0x320, 1); if (device->chipset == 0x50) gr_def(ctx, base + 0x318, 0x0003ffff); else if (device->chipset < 0xa0) gr_def(ctx, base + 0x318, 0x03ffffff); else gr_def(ctx, base + 0x320, 0x07ffffff); if (device->chipset < 0xa0) cp_ctx(ctx, base + 0x324, 5); else cp_ctx(ctx, base + 0x328, 4); if (device->chipset < 0xa0) { cp_ctx(ctx, base + 0x340, 9); offset = base + 0x340; } else if (!IS_NVA3F(device->chipset)) { cp_ctx(ctx, base + 0x33c, 0xb); offset = base + 0x344; } else { cp_ctx(ctx, base + 0x33c, 0xd); offset = base + 0x344; } gr_def(ctx, offset + 0x0, 0x00120407); gr_def(ctx, offset + 0x4, 0x05091507); if (device->chipset == 0x84) gr_def(ctx, offset + 0x8, 0x05100202); else gr_def(ctx, offset + 0x8, 0x05010202); gr_def(ctx, offset + 0xc, 0x00030201); if (device->chipset == 0xa3) cp_ctx(ctx, base + 0x36c, 1); cp_ctx(ctx, base + 0x400, 2); gr_def(ctx, base + 0x404, 0x00000040); cp_ctx(ctx, base + 0x40c, 2); gr_def(ctx, base + 0x40c, 0x0d0c0b0a); gr_def(ctx, base + 0x410, 0x00141210); if (device->chipset < 0xa0) offset = base + 0x800; else offset = base + 0x500; cp_ctx(ctx, offset, 6); gr_def(ctx, offset + 0x0, 0x000001f0); gr_def(ctx, offset + 0x4, 0x00000001); gr_def(ctx, offset + 0x8, 0x00000003); if (device->chipset == 0x50 || IS_NVAAF(device->chipset)) gr_def(ctx, offset + 0xc, 0x00008000); gr_def(ctx, offset + 0x14, 0x00039e00); cp_ctx(ctx, offset + 0x1c, 2); if (device->chipset == 0x50) gr_def(ctx, offset + 0x1c, 0x00000040); else gr_def(ctx, offset + 0x1c, 0x00000100); gr_def(ctx, offset + 0x20, 0x00003800); if (device->chipset >= 0xa0) { cp_ctx(ctx, base + 0x54c, 2); if (!IS_NVA3F(device->chipset)) gr_def(ctx, base + 0x54c, 0x003fe006); else gr_def(ctx, base + 0x54c, 0x003fe007); gr_def(ctx, base + 0x550, 0x003fe000); } if (device->chipset < 0xa0) offset = base + 0xa00; else offset = base + 0x680; cp_ctx(ctx, offset, 1); gr_def(ctx, offset, 0x00404040); if (device->chipset < 0xa0) offset = base + 0xe00; else offset = base + 0x700; cp_ctx(ctx, offset, 2); if (device->chipset < 0xa0) gr_def(ctx, offset, 0x0077f005); else if (device->chipset == 0xa5) gr_def(ctx, offset, 0x6cf7f007); else if (device->chipset == 0xa8) gr_def(ctx, offset, 0x6cfff007); else if (device->chipset == 0xac) gr_def(ctx, offset, 0x0cfff007); else gr_def(ctx, offset, 0x0cf7f007); if (device->chipset == 0x50) gr_def(ctx, offset + 0x4, 0x00007fff); else if (device->chipset < 0xa0) gr_def(ctx, offset + 0x4, 0x003f7fff); else gr_def(ctx, offset + 0x4, 0x02bf7fff); cp_ctx(ctx, offset + 0x2c, 1); if (device->chipset == 0x50) { cp_ctx(ctx, offset + 0x50, 9); gr_def(ctx, offset + 0x54, 0x000003ff); gr_def(ctx, offset + 0x58, 0x00000003); gr_def(ctx, offset + 0x5c, 0x00000003); gr_def(ctx, offset + 0x60, 0x000001ff); gr_def(ctx, offset + 0x64, 0x0000001f); gr_def(ctx, offset + 0x68, 0x0000000f); gr_def(ctx, offset + 0x6c, 0x0000000f); } else if (device->chipset < 0xa0) { cp_ctx(ctx, offset + 0x50, 1); cp_ctx(ctx, offset + 0x70, 1); } else { cp_ctx(ctx, offset + 0x50, 1); cp_ctx(ctx, offset + 0x60, 5); } } } } static void dd_emit(struct nvkm_grctx *ctx, int num, u32 val) { int i; if (val && ctx->mode == NVKM_GRCTX_VALS) { for (i = 0; i < num; i++) nvkm_wo32(ctx->data, 4 * (ctx->ctxvals_pos + i), val); } ctx->ctxvals_pos += num; } static void nv50_gr_construct_mmio_ddata(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; int base, num; base = ctx->ctxvals_pos; /* tesla state */ dd_emit(ctx, 1, 0); /* 00000001 UNK0F90 */ dd_emit(ctx, 1, 0); /* 00000001 UNK135C */ /* SRC_TIC state */ dd_emit(ctx, 1, 0); /* 00000007 SRC_TILE_MODE_Z */ dd_emit(ctx, 1, 2); /* 00000007 SRC_TILE_MODE_Y */ dd_emit(ctx, 1, 1); /* 00000001 SRC_LINEAR #1 */ dd_emit(ctx, 1, 0); /* 000000ff SRC_ADDRESS_HIGH */ dd_emit(ctx, 1, 0); /* 00000001 SRC_SRGB */ if (device->chipset >= 0x94) dd_emit(ctx, 1, 0); /* 00000003 eng2d UNK0258 */ dd_emit(ctx, 1, 1); /* 00000fff SRC_DEPTH */ dd_emit(ctx, 1, 0x100); /* 0000ffff SRC_HEIGHT */ /* turing state */ dd_emit(ctx, 1, 0); /* 0000000f TEXTURES_LOG2 */ dd_emit(ctx, 1, 0); /* 0000000f SAMPLERS_LOG2 */ dd_emit(ctx, 1, 0); /* 000000ff CB_DEF_ADDRESS_HIGH */ dd_emit(ctx, 1, 0); /* ffffffff CB_DEF_ADDRESS_LOW */ dd_emit(ctx, 1, 0); /* ffffffff SHARED_SIZE */ dd_emit(ctx, 1, 2); /* ffffffff REG_MODE */ dd_emit(ctx, 1, 1); /* 0000ffff BLOCK_ALLOC_THREADS */ dd_emit(ctx, 1, 1); /* 00000001 LANES32 */ dd_emit(ctx, 1, 0); /* 000000ff UNK370 */ dd_emit(ctx, 1, 0); /* 000000ff USER_PARAM_UNK */ dd_emit(ctx, 1, 0); /* 000000ff USER_PARAM_COUNT */ dd_emit(ctx, 1, 1); /* 000000ff UNK384 bits 8-15 */ dd_emit(ctx, 1, 0x3fffff); /* 003fffff TIC_LIMIT */ dd_emit(ctx, 1, 0x1fff); /* 000fffff TSC_LIMIT */ dd_emit(ctx, 1, 0); /* 0000ffff CB_ADDR_INDEX */ dd_emit(ctx, 1, 1); /* 000007ff BLOCKDIM_X */ dd_emit(ctx, 1, 1); /* 000007ff BLOCKDIM_XMY */ dd_emit(ctx, 1, 0); /* 00000001 BLOCKDIM_XMY_OVERFLOW */ dd_emit(ctx, 1, 1); /* 0003ffff BLOCKDIM_XMYMZ */ dd_emit(ctx, 1, 1); /* 000007ff BLOCKDIM_Y */ dd_emit(ctx, 1, 1); /* 0000007f BLOCKDIM_Z */ dd_emit(ctx, 1, 4); /* 000000ff CP_REG_ALLOC_TEMP */ dd_emit(ctx, 1, 1); /* 00000001 BLOCKDIM_DIRTY */ if (IS_NVA3F(device->chipset)) dd_emit(ctx, 1, 0); /* 00000003 UNK03E8 */ dd_emit(ctx, 1, 1); /* 0000007f BLOCK_ALLOC_HALFWARPS */ dd_emit(ctx, 1, 1); /* 00000007 LOCAL_WARPS_NO_CLAMP */ dd_emit(ctx, 1, 7); /* 00000007 LOCAL_WARPS_LOG_ALLOC */ dd_emit(ctx, 1, 1); /* 00000007 STACK_WARPS_NO_CLAMP */ dd_emit(ctx, 1, 7); /* 00000007 STACK_WARPS_LOG_ALLOC */ dd_emit(ctx, 1, 1); /* 00001fff BLOCK_ALLOC_REGSLOTS_PACKED */ dd_emit(ctx, 1, 1); /* 00001fff BLOCK_ALLOC_REGSLOTS_STRIDED */ dd_emit(ctx, 1, 1); /* 000007ff BLOCK_ALLOC_THREADS */ /* compat 2d state */ if (device->chipset == 0x50) { dd_emit(ctx, 4, 0); /* 0000ffff clip X, Y, W, H */ dd_emit(ctx, 1, 1); /* ffffffff chroma COLOR_FORMAT */ dd_emit(ctx, 1, 1); /* ffffffff pattern COLOR_FORMAT */ dd_emit(ctx, 1, 0); /* ffffffff pattern SHAPE */ dd_emit(ctx, 1, 1); /* ffffffff pattern PATTERN_SELECT */ dd_emit(ctx, 1, 0xa); /* ffffffff surf2d SRC_FORMAT */ dd_emit(ctx, 1, 0); /* ffffffff surf2d DMA_SRC */ dd_emit(ctx, 1, 0); /* 000000ff surf2d SRC_ADDRESS_HIGH */ dd_emit(ctx, 1, 0); /* ffffffff surf2d SRC_ADDRESS_LOW */ dd_emit(ctx, 1, 0x40); /* 0000ffff surf2d SRC_PITCH */ dd_emit(ctx, 1, 0); /* 0000000f surf2d SRC_TILE_MODE_Z */ dd_emit(ctx, 1, 2); /* 0000000f surf2d SRC_TILE_MODE_Y */ dd_emit(ctx, 1, 0x100); /* ffffffff surf2d SRC_HEIGHT */ dd_emit(ctx, 1, 1); /* 00000001 surf2d SRC_LINEAR */ dd_emit(ctx, 1, 0x100); /* ffffffff surf2d SRC_WIDTH */ dd_emit(ctx, 1, 0); /* 0000ffff gdirect CLIP_B_X */ dd_emit(ctx, 1, 0); /* 0000ffff gdirect CLIP_B_Y */ dd_emit(ctx, 1, 0); /* 0000ffff gdirect CLIP_C_X */ dd_emit(ctx, 1, 0); /* 0000ffff gdirect CLIP_C_Y */ dd_emit(ctx, 1, 0); /* 0000ffff gdirect CLIP_D_X */ dd_emit(ctx, 1, 0); /* 0000ffff gdirect CLIP_D_Y */ dd_emit(ctx, 1, 1); /* ffffffff gdirect COLOR_FORMAT */ dd_emit(ctx, 1, 0); /* ffffffff gdirect OPERATION */ dd_emit(ctx, 1, 0); /* 0000ffff gdirect POINT_X */ dd_emit(ctx, 1, 0); /* 0000ffff gdirect POINT_Y */ dd_emit(ctx, 1, 0); /* 0000ffff blit SRC_Y */ dd_emit(ctx, 1, 0); /* ffffffff blit OPERATION */ dd_emit(ctx, 1, 0); /* ffffffff ifc OPERATION */ dd_emit(ctx, 1, 0); /* ffffffff iifc INDEX_FORMAT */ dd_emit(ctx, 1, 0); /* ffffffff iifc LUT_OFFSET */ dd_emit(ctx, 1, 4); /* ffffffff iifc COLOR_FORMAT */ dd_emit(ctx, 1, 0); /* ffffffff iifc OPERATION */ } /* m2mf state */ dd_emit(ctx, 1, 0); /* ffffffff m2mf LINE_COUNT */ dd_emit(ctx, 1, 0); /* ffffffff m2mf LINE_LENGTH_IN */ dd_emit(ctx, 2, 0); /* ffffffff m2mf OFFSET_IN, OFFSET_OUT */ dd_emit(ctx, 1, 1); /* ffffffff m2mf TILING_DEPTH_OUT */ dd_emit(ctx, 1, 0x100); /* ffffffff m2mf TILING_HEIGHT_OUT */ dd_emit(ctx, 1, 0); /* ffffffff m2mf TILING_POSITION_OUT_Z */ dd_emit(ctx, 1, 1); /* 00000001 m2mf LINEAR_OUT */ dd_emit(ctx, 2, 0); /* 0000ffff m2mf TILING_POSITION_OUT_X, Y */ dd_emit(ctx, 1, 0x100); /* ffffffff m2mf TILING_PITCH_OUT */ dd_emit(ctx, 1, 1); /* ffffffff m2mf TILING_DEPTH_IN */ dd_emit(ctx, 1, 0x100); /* ffffffff m2mf TILING_HEIGHT_IN */ dd_emit(ctx, 1, 0); /* ffffffff m2mf TILING_POSITION_IN_Z */ dd_emit(ctx, 1, 1); /* 00000001 m2mf LINEAR_IN */ dd_emit(ctx, 2, 0); /* 0000ffff m2mf TILING_POSITION_IN_X, Y */ dd_emit(ctx, 1, 0x100); /* ffffffff m2mf TILING_PITCH_IN */ /* more compat 2d state */ if (device->chipset == 0x50) { dd_emit(ctx, 1, 1); /* ffffffff line COLOR_FORMAT */ dd_emit(ctx, 1, 0); /* ffffffff line OPERATION */ dd_emit(ctx, 1, 1); /* ffffffff triangle COLOR_FORMAT */ dd_emit(ctx, 1, 0); /* ffffffff triangle OPERATION */ dd_emit(ctx, 1, 0); /* 0000000f sifm TILE_MODE_Z */ dd_emit(ctx, 1, 2); /* 0000000f sifm TILE_MODE_Y */ dd_emit(ctx, 1, 0); /* 000000ff sifm FORMAT_FILTER */ dd_emit(ctx, 1, 1); /* 000000ff sifm FORMAT_ORIGIN */ dd_emit(ctx, 1, 0); /* 0000ffff sifm SRC_PITCH */ dd_emit(ctx, 1, 1); /* 00000001 sifm SRC_LINEAR */ dd_emit(ctx, 1, 0); /* 000000ff sifm SRC_OFFSET_HIGH */ dd_emit(ctx, 1, 0); /* ffffffff sifm SRC_OFFSET */ dd_emit(ctx, 1, 0); /* 0000ffff sifm SRC_HEIGHT */ dd_emit(ctx, 1, 0); /* 0000ffff sifm SRC_WIDTH */ dd_emit(ctx, 1, 3); /* ffffffff sifm COLOR_FORMAT */ dd_emit(ctx, 1, 0); /* ffffffff sifm OPERATION */ dd_emit(ctx, 1, 0); /* ffffffff sifc OPERATION */ } /* tesla state */ dd_emit(ctx, 1, 0); /* 0000000f GP_TEXTURES_LOG2 */ dd_emit(ctx, 1, 0); /* 0000000f GP_SAMPLERS_LOG2 */ dd_emit(ctx, 1, 0); /* 000000ff */ dd_emit(ctx, 1, 0); /* ffffffff */ dd_emit(ctx, 1, 4); /* 000000ff UNK12B0_0 */ dd_emit(ctx, 1, 0x70); /* 000000ff UNK12B0_1 */ dd_emit(ctx, 1, 0x80); /* 000000ff UNK12B0_3 */ dd_emit(ctx, 1, 0); /* 000000ff UNK12B0_2 */ dd_emit(ctx, 1, 0); /* 0000000f FP_TEXTURES_LOG2 */ dd_emit(ctx, 1, 0); /* 0000000f FP_SAMPLERS_LOG2 */ if (IS_NVA3F(device->chipset)) { dd_emit(ctx, 1, 0); /* ffffffff */ dd_emit(ctx, 1, 0); /* 0000007f MULTISAMPLE_SAMPLES_LOG2 */ } else { dd_emit(ctx, 1, 0); /* 0000000f MULTISAMPLE_SAMPLES_LOG2 */ } dd_emit(ctx, 1, 0xc); /* 000000ff SEMANTIC_COLOR.BFC0_ID */ if (device->chipset != 0x50) dd_emit(ctx, 1, 0); /* 00000001 SEMANTIC_COLOR.CLMP_EN */ dd_emit(ctx, 1, 8); /* 000000ff SEMANTIC_COLOR.COLR_NR */ dd_emit(ctx, 1, 0x14); /* 000000ff SEMANTIC_COLOR.FFC0_ID */ if (device->chipset == 0x50) { dd_emit(ctx, 1, 0); /* 000000ff SEMANTIC_LAYER */ dd_emit(ctx, 1, 0); /* 00000001 */ } else { dd_emit(ctx, 1, 0); /* 00000001 SEMANTIC_PTSZ.ENABLE */ dd_emit(ctx, 1, 0x29); /* 000000ff SEMANTIC_PTSZ.PTSZ_ID */ dd_emit(ctx, 1, 0x27); /* 000000ff SEMANTIC_PRIM */ dd_emit(ctx, 1, 0x26); /* 000000ff SEMANTIC_LAYER */ dd_emit(ctx, 1, 8); /* 0000000f SMENATIC_CLIP.CLIP_HIGH */ dd_emit(ctx, 1, 4); /* 000000ff SEMANTIC_CLIP.CLIP_LO */ dd_emit(ctx, 1, 0x27); /* 000000ff UNK0FD4 */ dd_emit(ctx, 1, 0); /* 00000001 UNK1900 */ } dd_emit(ctx, 1, 0); /* 00000007 RT_CONTROL_MAP0 */ dd_emit(ctx, 1, 1); /* 00000007 RT_CONTROL_MAP1 */ dd_emit(ctx, 1, 2); /* 00000007 RT_CONTROL_MAP2 */ dd_emit(ctx, 1, 3); /* 00000007 RT_CONTROL_MAP3 */ dd_emit(ctx, 1, 4); /* 00000007 RT_CONTROL_MAP4 */ dd_emit(ctx, 1, 5); /* 00000007 RT_CONTROL_MAP5 */ dd_emit(ctx, 1, 6); /* 00000007 RT_CONTROL_MAP6 */ dd_emit(ctx, 1, 7); /* 00000007 RT_CONTROL_MAP7 */ dd_emit(ctx, 1, 1); /* 0000000f RT_CONTROL_COUNT */ dd_emit(ctx, 8, 0); /* 00000001 RT_HORIZ_UNK */ dd_emit(ctx, 8, 0); /* ffffffff RT_ADDRESS_LOW */ dd_emit(ctx, 1, 0xcf); /* 000000ff RT_FORMAT */ dd_emit(ctx, 7, 0); /* 000000ff RT_FORMAT */ if (device->chipset != 0x50) dd_emit(ctx, 3, 0); /* 1, 1, 1 */ else dd_emit(ctx, 2, 0); /* 1, 1 */ dd_emit(ctx, 1, 0); /* ffffffff GP_ENABLE */ dd_emit(ctx, 1, 0x80); /* 0000ffff GP_VERTEX_OUTPUT_COUNT*/ dd_emit(ctx, 1, 4); /* 000000ff GP_REG_ALLOC_RESULT */ dd_emit(ctx, 1, 4); /* 000000ff GP_RESULT_MAP_SIZE */ if (IS_NVA3F(device->chipset)) { dd_emit(ctx, 1, 3); /* 00000003 */ dd_emit(ctx, 1, 0); /* 00000001 UNK1418. Alone. */ } if (device->chipset != 0x50) dd_emit(ctx, 1, 3); /* 00000003 UNK15AC */ dd_emit(ctx, 1, 1); /* ffffffff RASTERIZE_ENABLE */ dd_emit(ctx, 1, 0); /* 00000001 FP_CONTROL.EXPORTS_Z */ if (device->chipset != 0x50) dd_emit(ctx, 1, 0); /* 00000001 FP_CONTROL.MULTIPLE_RESULTS */ dd_emit(ctx, 1, 0x12); /* 000000ff FP_INTERPOLANT_CTRL.COUNT */ dd_emit(ctx, 1, 0x10); /* 000000ff FP_INTERPOLANT_CTRL.COUNT_NONFLAT */ dd_emit(ctx, 1, 0xc); /* 000000ff FP_INTERPOLANT_CTRL.OFFSET */ dd_emit(ctx, 1, 1); /* 00000001 FP_INTERPOLANT_CTRL.UMASK.W */ dd_emit(ctx, 1, 0); /* 00000001 FP_INTERPOLANT_CTRL.UMASK.X */ dd_emit(ctx, 1, 0); /* 00000001 FP_INTERPOLANT_CTRL.UMASK.Y */ dd_emit(ctx, 1, 0); /* 00000001 FP_INTERPOLANT_CTRL.UMASK.Z */ dd_emit(ctx, 1, 4); /* 000000ff FP_RESULT_COUNT */ dd_emit(ctx, 1, 2); /* ffffffff REG_MODE */ dd_emit(ctx, 1, 4); /* 000000ff FP_REG_ALLOC_TEMP */ if (device->chipset >= 0xa0) dd_emit(ctx, 1, 0); /* ffffffff */ dd_emit(ctx, 1, 0); /* 00000001 GP_BUILTIN_RESULT_EN.LAYER_IDX */ dd_emit(ctx, 1, 0); /* ffffffff STRMOUT_ENABLE */ dd_emit(ctx, 1, 0x3fffff); /* 003fffff TIC_LIMIT */ dd_emit(ctx, 1, 0x1fff); /* 000fffff TSC_LIMIT */ dd_emit(ctx, 1, 0); /* 00000001 VERTEX_TWO_SIDE_ENABLE*/ if (device->chipset != 0x50) dd_emit(ctx, 8, 0); /* 00000001 */ if (device->chipset >= 0xa0) { dd_emit(ctx, 1, 1); /* 00000007 VTX_ATTR_DEFINE.COMP */ dd_emit(ctx, 1, 1); /* 00000007 VTX_ATTR_DEFINE.SIZE */ dd_emit(ctx, 1, 2); /* 00000007 VTX_ATTR_DEFINE.TYPE */ dd_emit(ctx, 1, 0); /* 000000ff VTX_ATTR_DEFINE.ATTR */ } dd_emit(ctx, 1, 4); /* 0000007f VP_RESULT_MAP_SIZE */ dd_emit(ctx, 1, 0x14); /* 0000001f ZETA_FORMAT */ dd_emit(ctx, 1, 1); /* 00000001 ZETA_ENABLE */ dd_emit(ctx, 1, 0); /* 0000000f VP_TEXTURES_LOG2 */ dd_emit(ctx, 1, 0); /* 0000000f VP_SAMPLERS_LOG2 */ if (IS_NVA3F(device->chipset)) dd_emit(ctx, 1, 0); /* 00000001 */ dd_emit(ctx, 1, 2); /* 00000003 POLYGON_MODE_BACK */ if (device->chipset >= 0xa0) dd_emit(ctx, 1, 0); /* 00000003 VTX_ATTR_DEFINE.SIZE - 1 */ dd_emit(ctx, 1, 0); /* 0000ffff CB_ADDR_INDEX */ if (device->chipset >= 0xa0) dd_emit(ctx, 1, 0); /* 00000003 */ dd_emit(ctx, 1, 0); /* 00000001 CULL_FACE_ENABLE */ dd_emit(ctx, 1, 1); /* 00000003 CULL_FACE */ dd_emit(ctx, 1, 0); /* 00000001 FRONT_FACE */ dd_emit(ctx, 1, 2); /* 00000003 POLYGON_MODE_FRONT */ dd_emit(ctx, 1, 0x1000); /* 00007fff UNK141C */ if (device->chipset != 0x50) { dd_emit(ctx, 1, 0xe00); /* 7fff */ dd_emit(ctx, 1, 0x1000); /* 7fff */ dd_emit(ctx, 1, 0x1e00); /* 7fff */ } dd_emit(ctx, 1, 0); /* 00000001 BEGIN_END_ACTIVE */ dd_emit(ctx, 1, 1); /* 00000001 POLYGON_MODE_??? */ dd_emit(ctx, 1, 1); /* 000000ff GP_REG_ALLOC_TEMP / 4 rounded up */ dd_emit(ctx, 1, 1); /* 000000ff FP_REG_ALLOC_TEMP... without /4? */ dd_emit(ctx, 1, 1); /* 000000ff VP_REG_ALLOC_TEMP / 4 rounded up */ dd_emit(ctx, 1, 1); /* 00000001 */ dd_emit(ctx, 1, 0); /* 00000001 */ dd_emit(ctx, 1, 0); /* 00000001 VTX_ATTR_MASK_UNK0 nonempty */ dd_emit(ctx, 1, 0); /* 00000001 VTX_ATTR_MASK_UNK1 nonempty */ dd_emit(ctx, 1, 0x200); /* 0003ffff GP_VERTEX_OUTPUT_COUNT*GP_REG_ALLOC_RESULT */ if (IS_NVA3F(device->chipset)) dd_emit(ctx, 1, 0x200); dd_emit(ctx, 1, 0); /* 00000001 */ if (device->chipset < 0xa0) { dd_emit(ctx, 1, 1); /* 00000001 */ dd_emit(ctx, 1, 0x70); /* 000000ff */ dd_emit(ctx, 1, 0x80); /* 000000ff */ dd_emit(ctx, 1, 0); /* 000000ff */ dd_emit(ctx, 1, 0); /* 00000001 */ dd_emit(ctx, 1, 1); /* 00000001 */ dd_emit(ctx, 1, 0x70); /* 000000ff */ dd_emit(ctx, 1, 0x80); /* 000000ff */ dd_emit(ctx, 1, 0); /* 000000ff */ } else { dd_emit(ctx, 1, 1); /* 00000001 */ dd_emit(ctx, 1, 0xf0); /* 000000ff */ dd_emit(ctx, 1, 0xff); /* 000000ff */ dd_emit(ctx, 1, 0); /* 000000ff */ dd_emit(ctx, 1, 0); /* 00000001 */ dd_emit(ctx, 1, 1); /* 00000001 */ dd_emit(ctx, 1, 0xf0); /* 000000ff */ dd_emit(ctx, 1, 0xff); /* 000000ff */ dd_emit(ctx, 1, 0); /* 000000ff */ dd_emit(ctx, 1, 9); /* 0000003f UNK114C.COMP,SIZE */ } /* eng2d state */ dd_emit(ctx, 1, 0); /* 00000001 eng2d COLOR_KEY_ENABLE */ dd_emit(ctx, 1, 0); /* 00000007 eng2d COLOR_KEY_FORMAT */ dd_emit(ctx, 1, 1); /* ffffffff eng2d DST_DEPTH */ dd_emit(ctx, 1, 0xcf); /* 000000ff eng2d DST_FORMAT */ dd_emit(ctx, 1, 0); /* ffffffff eng2d DST_LAYER */ dd_emit(ctx, 1, 1); /* 00000001 eng2d DST_LINEAR */ dd_emit(ctx, 1, 0); /* 00000007 eng2d PATTERN_COLOR_FORMAT */ dd_emit(ctx, 1, 0); /* 00000007 eng2d OPERATION */ dd_emit(ctx, 1, 0); /* 00000003 eng2d PATTERN_SELECT */ dd_emit(ctx, 1, 0xcf); /* 000000ff eng2d SIFC_FORMAT */ dd_emit(ctx, 1, 0); /* 00000001 eng2d SIFC_BITMAP_ENABLE */ dd_emit(ctx, 1, 2); /* 00000003 eng2d SIFC_BITMAP_UNK808 */ dd_emit(ctx, 1, 0); /* ffffffff eng2d BLIT_DU_DX_FRACT */ dd_emit(ctx, 1, 1); /* ffffffff eng2d BLIT_DU_DX_INT */ dd_emit(ctx, 1, 0); /* ffffffff eng2d BLIT_DV_DY_FRACT */ dd_emit(ctx, 1, 1); /* ffffffff eng2d BLIT_DV_DY_INT */ dd_emit(ctx, 1, 0); /* 00000001 eng2d BLIT_CONTROL_FILTER */ dd_emit(ctx, 1, 0xcf); /* 000000ff eng2d DRAW_COLOR_FORMAT */ dd_emit(ctx, 1, 0xcf); /* 000000ff eng2d SRC_FORMAT */ dd_emit(ctx, 1, 1); /* 00000001 eng2d SRC_LINEAR #2 */ num = ctx->ctxvals_pos - base; ctx->ctxvals_pos = base; if (IS_NVA3F(device->chipset)) cp_ctx(ctx, 0x404800, num); else cp_ctx(ctx, 0x405400, num); } /* * xfer areas. These are a pain. * * There are 2 xfer areas: the first one is big and contains all sorts of * stuff, the second is small and contains some per-TP context. * * Each area is split into 8 "strands". The areas, when saved to grctx, * are made of 8-word blocks. Each block contains a single word from * each strand. The strands are independent of each other, their * addresses are unrelated to each other, and data in them is closely * packed together. The strand layout varies a bit between cards: here * and there, a single word is thrown out in the middle and the whole * strand is offset by a bit from corresponding one on another chipset. * For this reason, addresses of stuff in strands are almost useless. * Knowing sequence of stuff and size of gaps between them is much more * useful, and that's how we build the strands in our generator. * * NVA0 takes this mess to a whole new level by cutting the old strands * into a few dozen pieces [known as genes], rearranging them randomly, * and putting them back together to make new strands. Hopefully these * genes correspond more or less directly to the same PGRAPH subunits * as in 400040 register. * * The most common value in default context is 0, and when the genes * are separated by 0's, gene bounduaries are quite speculative... * some of them can be clearly deduced, others can be guessed, and yet * others won't be resolved without figuring out the real meaning of * given ctxval. For the same reason, ending point of each strand * is unknown. Except for strand 0, which is the longest strand and * its end corresponds to end of the whole xfer. * * An unsolved mystery is the seek instruction: it takes an argument * in bits 8-18, and that argument is clearly the place in strands to * seek to... but the offsets don't seem to correspond to offsets as * seen in grctx. Perhaps there's another, real, not randomly-changing * addressing in strands, and the xfer insn just happens to skip over * the unused bits? NV10-NV30 PIPE comes to mind... * * As far as I know, there's no way to access the xfer areas directly * without the help of ctxprog. */ static void xf_emit(struct nvkm_grctx *ctx, int num, u32 val) { int i; if (val && ctx->mode == NVKM_GRCTX_VALS) { for (i = 0; i < num; i++) nvkm_wo32(ctx->data, 4 * (ctx->ctxvals_pos + (i << 3)), val); } ctx->ctxvals_pos += num << 3; } /* Gene declarations... */ static void nv50_gr_construct_gene_dispatch(struct nvkm_grctx *ctx); static void nv50_gr_construct_gene_m2mf(struct nvkm_grctx *ctx); static void nv50_gr_construct_gene_ccache(struct nvkm_grctx *ctx); static void nv50_gr_construct_gene_unk10xx(struct nvkm_grctx *ctx); static void nv50_gr_construct_gene_unk14xx(struct nvkm_grctx *ctx); static void nv50_gr_construct_gene_zcull(struct nvkm_grctx *ctx); static void nv50_gr_construct_gene_clipid(struct nvkm_grctx *ctx); static void nv50_gr_construct_gene_unk24xx(struct nvkm_grctx *ctx); static void nv50_gr_construct_gene_vfetch(struct nvkm_grctx *ctx); static void nv50_gr_construct_gene_eng2d(struct nvkm_grctx *ctx); static void nv50_gr_construct_gene_csched(struct nvkm_grctx *ctx); static void nv50_gr_construct_gene_unk1cxx(struct nvkm_grctx *ctx); static void nv50_gr_construct_gene_strmout(struct nvkm_grctx *ctx); static void nv50_gr_construct_gene_unk34xx(struct nvkm_grctx *ctx); static void nv50_gr_construct_gene_ropm1(struct nvkm_grctx *ctx); static void nv50_gr_construct_gene_ropm2(struct nvkm_grctx *ctx); static void nv50_gr_construct_gene_ropc(struct nvkm_grctx *ctx); static void nv50_gr_construct_xfer_tp(struct nvkm_grctx *ctx); static void nv50_gr_construct_xfer1(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; int i; int offset; int size = 0; u32 units = nvkm_rd32(device, 0x1540); offset = (ctx->ctxvals_pos+0x3f)&~0x3f; ctx->ctxvals_base = offset; if (device->chipset < 0xa0) { /* Strand 0 */ ctx->ctxvals_pos = offset; nv50_gr_construct_gene_dispatch(ctx); nv50_gr_construct_gene_m2mf(ctx); nv50_gr_construct_gene_unk24xx(ctx); nv50_gr_construct_gene_clipid(ctx); nv50_gr_construct_gene_zcull(ctx); if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; /* Strand 1 */ ctx->ctxvals_pos = offset + 0x1; nv50_gr_construct_gene_vfetch(ctx); nv50_gr_construct_gene_eng2d(ctx); nv50_gr_construct_gene_csched(ctx); nv50_gr_construct_gene_ropm1(ctx); nv50_gr_construct_gene_ropm2(ctx); if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; /* Strand 2 */ ctx->ctxvals_pos = offset + 0x2; nv50_gr_construct_gene_ccache(ctx); nv50_gr_construct_gene_unk1cxx(ctx); nv50_gr_construct_gene_strmout(ctx); nv50_gr_construct_gene_unk14xx(ctx); nv50_gr_construct_gene_unk10xx(ctx); nv50_gr_construct_gene_unk34xx(ctx); if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; /* Strand 3: per-ROP group state */ ctx->ctxvals_pos = offset + 3; for (i = 0; i < 6; i++) if (units & (1 << (i + 16))) nv50_gr_construct_gene_ropc(ctx); if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; /* Strands 4-7: per-TP state */ for (i = 0; i < 4; i++) { ctx->ctxvals_pos = offset + 4 + i; if (units & (1 << (2 * i))) nv50_gr_construct_xfer_tp(ctx); if (units & (1 << (2 * i + 1))) nv50_gr_construct_xfer_tp(ctx); if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; } } else { /* Strand 0 */ ctx->ctxvals_pos = offset; nv50_gr_construct_gene_dispatch(ctx); nv50_gr_construct_gene_m2mf(ctx); nv50_gr_construct_gene_unk34xx(ctx); nv50_gr_construct_gene_csched(ctx); nv50_gr_construct_gene_unk1cxx(ctx); nv50_gr_construct_gene_strmout(ctx); if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; /* Strand 1 */ ctx->ctxvals_pos = offset + 1; nv50_gr_construct_gene_unk10xx(ctx); if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; /* Strand 2 */ ctx->ctxvals_pos = offset + 2; if (device->chipset == 0xa0) nv50_gr_construct_gene_unk14xx(ctx); nv50_gr_construct_gene_unk24xx(ctx); if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; /* Strand 3 */ ctx->ctxvals_pos = offset + 3; nv50_gr_construct_gene_vfetch(ctx); if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; /* Strand 4 */ ctx->ctxvals_pos = offset + 4; nv50_gr_construct_gene_ccache(ctx); if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; /* Strand 5 */ ctx->ctxvals_pos = offset + 5; nv50_gr_construct_gene_ropm2(ctx); nv50_gr_construct_gene_ropm1(ctx); /* per-ROP context */ for (i = 0; i < 8; i++) if (units & (1<<(i+16))) nv50_gr_construct_gene_ropc(ctx); if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; /* Strand 6 */ ctx->ctxvals_pos = offset + 6; nv50_gr_construct_gene_zcull(ctx); nv50_gr_construct_gene_clipid(ctx); nv50_gr_construct_gene_eng2d(ctx); if (units & (1 << 0)) nv50_gr_construct_xfer_tp(ctx); if (units & (1 << 1)) nv50_gr_construct_xfer_tp(ctx); if (units & (1 << 2)) nv50_gr_construct_xfer_tp(ctx); if (units & (1 << 3)) nv50_gr_construct_xfer_tp(ctx); if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; /* Strand 7 */ ctx->ctxvals_pos = offset + 7; if (device->chipset == 0xa0) { if (units & (1 << 4)) nv50_gr_construct_xfer_tp(ctx); if (units & (1 << 5)) nv50_gr_construct_xfer_tp(ctx); if (units & (1 << 6)) nv50_gr_construct_xfer_tp(ctx); if (units & (1 << 7)) nv50_gr_construct_xfer_tp(ctx); if (units & (1 << 8)) nv50_gr_construct_xfer_tp(ctx); if (units & (1 << 9)) nv50_gr_construct_xfer_tp(ctx); } else { nv50_gr_construct_gene_unk14xx(ctx); } if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; } ctx->ctxvals_pos = offset + size * 8; ctx->ctxvals_pos = (ctx->ctxvals_pos+0x3f)&~0x3f; cp_lsr (ctx, offset); cp_out (ctx, CP_SET_XFER_POINTER); cp_lsr (ctx, size); cp_out (ctx, CP_SEEK_1); cp_out (ctx, CP_XFER_1); cp_wait(ctx, XFER, BUSY); } /* * non-trivial demagiced parts of ctx init go here */ static void nv50_gr_construct_gene_dispatch(struct nvkm_grctx *ctx) { /* start of strand 0 */ struct nvkm_device *device = ctx->device; /* SEEK */ if (device->chipset == 0x50) xf_emit(ctx, 5, 0); else if (!IS_NVA3F(device->chipset)) xf_emit(ctx, 6, 0); else xf_emit(ctx, 4, 0); /* SEEK */ /* the PGRAPH's internal FIFO */ if (device->chipset == 0x50) xf_emit(ctx, 8*3, 0); else xf_emit(ctx, 0x100*3, 0); /* and another bonus slot?!? */ xf_emit(ctx, 3, 0); /* and YET ANOTHER bonus slot? */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 3, 0); /* SEEK */ /* CTX_SWITCH: caches of gr objects bound to subchannels. 8 values, last used index */ xf_emit(ctx, 9, 0); /* SEEK */ xf_emit(ctx, 9, 0); /* SEEK */ xf_emit(ctx, 9, 0); /* SEEK */ xf_emit(ctx, 9, 0); /* SEEK */ if (device->chipset < 0x90) xf_emit(ctx, 4, 0); /* SEEK */ xf_emit(ctx, 2, 0); /* SEEK */ xf_emit(ctx, 6*2, 0); xf_emit(ctx, 2, 0); /* SEEK */ xf_emit(ctx, 2, 0); /* SEEK */ xf_emit(ctx, 6*2, 0); xf_emit(ctx, 2, 0); /* SEEK */ if (device->chipset == 0x50) xf_emit(ctx, 0x1c, 0); else if (device->chipset < 0xa0) xf_emit(ctx, 0x1e, 0); else xf_emit(ctx, 0x22, 0); /* SEEK */ xf_emit(ctx, 0x15, 0); } static void nv50_gr_construct_gene_m2mf(struct nvkm_grctx *ctx) { /* Strand 0, right after dispatch */ struct nvkm_device *device = ctx->device; int smallm2mf = 0; if (device->chipset < 0x92 || device->chipset == 0x98) smallm2mf = 1; /* SEEK */ xf_emit (ctx, 1, 0); /* DMA_NOTIFY instance >> 4 */ xf_emit (ctx, 1, 0); /* DMA_BUFFER_IN instance >> 4 */ xf_emit (ctx, 1, 0); /* DMA_BUFFER_OUT instance >> 4 */ xf_emit (ctx, 1, 0); /* OFFSET_IN */ xf_emit (ctx, 1, 0); /* OFFSET_OUT */ xf_emit (ctx, 1, 0); /* PITCH_IN */ xf_emit (ctx, 1, 0); /* PITCH_OUT */ xf_emit (ctx, 1, 0); /* LINE_LENGTH */ xf_emit (ctx, 1, 0); /* LINE_COUNT */ xf_emit (ctx, 1, 0x21); /* FORMAT: bits 0-4 INPUT_INC, bits 5-9 OUTPUT_INC */ xf_emit (ctx, 1, 1); /* LINEAR_IN */ xf_emit (ctx, 1, 0x2); /* TILING_MODE_IN: bits 0-2 y tiling, bits 3-5 z tiling */ xf_emit (ctx, 1, 0x100); /* TILING_PITCH_IN */ xf_emit (ctx, 1, 0x100); /* TILING_HEIGHT_IN */ xf_emit (ctx, 1, 1); /* TILING_DEPTH_IN */ xf_emit (ctx, 1, 0); /* TILING_POSITION_IN_Z */ xf_emit (ctx, 1, 0); /* TILING_POSITION_IN */ xf_emit (ctx, 1, 1); /* LINEAR_OUT */ xf_emit (ctx, 1, 0x2); /* TILING_MODE_OUT: bits 0-2 y tiling, bits 3-5 z tiling */ xf_emit (ctx, 1, 0x100); /* TILING_PITCH_OUT */ xf_emit (ctx, 1, 0x100); /* TILING_HEIGHT_OUT */ xf_emit (ctx, 1, 1); /* TILING_DEPTH_OUT */ xf_emit (ctx, 1, 0); /* TILING_POSITION_OUT_Z */ xf_emit (ctx, 1, 0); /* TILING_POSITION_OUT */ xf_emit (ctx, 1, 0); /* OFFSET_IN_HIGH */ xf_emit (ctx, 1, 0); /* OFFSET_OUT_HIGH */ /* SEEK */ if (smallm2mf) xf_emit(ctx, 0x40, 0); /* 20 * ffffffff, 3ffff */ else xf_emit(ctx, 0x100, 0); /* 80 * ffffffff, 3ffff */ xf_emit(ctx, 4, 0); /* 1f/7f, 0, 1f/7f, 0 [1f for smallm2mf, 7f otherwise] */ /* SEEK */ if (smallm2mf) xf_emit(ctx, 0x400, 0); /* ffffffff */ else xf_emit(ctx, 0x800, 0); /* ffffffff */ xf_emit(ctx, 4, 0); /* ff/1ff, 0, 0, 0 [ff for smallm2mf, 1ff otherwise] */ /* SEEK */ xf_emit(ctx, 0x40, 0); /* 20 * bits ffffffff, 3ffff */ xf_emit(ctx, 0x6, 0); /* 1f, 0, 1f, 0, 1f, 0 */ } static void nv50_gr_construct_gene_ccache(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; xf_emit(ctx, 2, 0); /* RO */ xf_emit(ctx, 0x800, 0); /* ffffffff */ switch (device->chipset) { case 0x50: case 0x92: case 0xa0: xf_emit(ctx, 0x2b, 0); break; case 0x84: xf_emit(ctx, 0x29, 0); break; case 0x94: case 0x96: case 0xa3: xf_emit(ctx, 0x27, 0); break; case 0x86: case 0x98: case 0xa5: case 0xa8: case 0xaa: case 0xac: case 0xaf: xf_emit(ctx, 0x25, 0); break; } /* CB bindings, 0x80 of them. first word is address >> 8, second is * size >> 4 | valid << 24 */ xf_emit(ctx, 0x100, 0); /* ffffffff CB_DEF */ xf_emit(ctx, 1, 0); /* 0000007f CB_ADDR_BUFFER */ xf_emit(ctx, 1, 0); /* 0 */ xf_emit(ctx, 0x30, 0); /* ff SET_PROGRAM_CB */ xf_emit(ctx, 1, 0); /* 3f last SET_PROGRAM_CB */ xf_emit(ctx, 4, 0); /* RO */ xf_emit(ctx, 0x100, 0); /* ffffffff */ xf_emit(ctx, 8, 0); /* 1f, 0, 0, ... */ xf_emit(ctx, 8, 0); /* ffffffff */ xf_emit(ctx, 4, 0); /* ffffffff */ xf_emit(ctx, 1, 0); /* 3 */ xf_emit(ctx, 1, 0); /* ffffffff */ xf_emit(ctx, 1, 0); /* 0000ffff DMA_CODE_CB */ xf_emit(ctx, 1, 0); /* 0000ffff DMA_TIC */ xf_emit(ctx, 1, 0); /* 0000ffff DMA_TSC */ xf_emit(ctx, 1, 0); /* 00000001 LINKED_TSC */ xf_emit(ctx, 1, 0); /* 000000ff TIC_ADDRESS_HIGH */ xf_emit(ctx, 1, 0); /* ffffffff TIC_ADDRESS_LOW */ xf_emit(ctx, 1, 0x3fffff); /* 003fffff TIC_LIMIT */ xf_emit(ctx, 1, 0); /* 000000ff TSC_ADDRESS_HIGH */ xf_emit(ctx, 1, 0); /* ffffffff TSC_ADDRESS_LOW */ xf_emit(ctx, 1, 0x1fff); /* 000fffff TSC_LIMIT */ xf_emit(ctx, 1, 0); /* 000000ff VP_ADDRESS_HIGH */ xf_emit(ctx, 1, 0); /* ffffffff VP_ADDRESS_LOW */ xf_emit(ctx, 1, 0); /* 00ffffff VP_START_ID */ xf_emit(ctx, 1, 0); /* 000000ff CB_DEF_ADDRESS_HIGH */ xf_emit(ctx, 1, 0); /* ffffffff CB_DEF_ADDRESS_LOW */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 0); /* 000000ff GP_ADDRESS_HIGH */ xf_emit(ctx, 1, 0); /* ffffffff GP_ADDRESS_LOW */ xf_emit(ctx, 1, 0); /* 00ffffff GP_START_ID */ xf_emit(ctx, 1, 0); /* 000000ff FP_ADDRESS_HIGH */ xf_emit(ctx, 1, 0); /* ffffffff FP_ADDRESS_LOW */ xf_emit(ctx, 1, 0); /* 00ffffff FP_START_ID */ } static void nv50_gr_construct_gene_unk10xx(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; int i; /* end of area 2 on pre-NVA0, area 1 on NVAx */ xf_emit(ctx, 1, 4); /* 000000ff GP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 4); /* 0000007f VP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 0x80); /* 0000ffff GP_VERTEX_OUTPUT_COUNT */ xf_emit(ctx, 1, 4); /* 000000ff GP_REG_ALLOC_RESULT */ xf_emit(ctx, 1, 0x80c14); /* 01ffffff SEMANTIC_COLOR */ xf_emit(ctx, 1, 0); /* 00000001 VERTEX_TWO_SIDE_ENABLE */ if (device->chipset == 0x50) xf_emit(ctx, 1, 0x3ff); else xf_emit(ctx, 1, 0x7ff); /* 000007ff */ xf_emit(ctx, 1, 0); /* 111/113 */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ for (i = 0; i < 8; i++) { switch (device->chipset) { case 0x50: case 0x86: case 0x98: case 0xaa: case 0xac: xf_emit(ctx, 0xa0, 0); /* ffffffff */ break; case 0x84: case 0x92: case 0x94: case 0x96: xf_emit(ctx, 0x120, 0); break; case 0xa5: case 0xa8: xf_emit(ctx, 0x100, 0); /* ffffffff */ break; case 0xa0: case 0xa3: case 0xaf: xf_emit(ctx, 0x400, 0); /* ffffffff */ break; } xf_emit(ctx, 4, 0); /* 3f, 0, 0, 0 */ xf_emit(ctx, 4, 0); /* ffffffff */ } xf_emit(ctx, 1, 4); /* 000000ff GP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 4); /* 0000007f VP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 0x80); /* 0000ffff GP_VERTEX_OUTPUT_COUNT */ xf_emit(ctx, 1, 4); /* 000000ff GP_REG_ALLOC_TEMP */ xf_emit(ctx, 1, 1); /* 00000001 RASTERIZE_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1900 */ xf_emit(ctx, 1, 0x27); /* 000000ff UNK0FD4 */ xf_emit(ctx, 1, 0); /* 0001ffff GP_BUILTIN_RESULT_EN */ xf_emit(ctx, 1, 0x26); /* 000000ff SEMANTIC_LAYER */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ } static void nv50_gr_construct_gene_unk34xx(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; /* end of area 2 on pre-NVA0, area 1 on NVAx */ xf_emit(ctx, 1, 0); /* 00000001 VIEWPORT_CLIP_RECTS_EN */ xf_emit(ctx, 1, 0); /* 00000003 VIEWPORT_CLIP_MODE */ xf_emit(ctx, 0x10, 0x04000000); /* 07ffffff VIEWPORT_CLIP_HORIZ*8, VIEWPORT_CLIP_VERT*8 */ xf_emit(ctx, 1, 0); /* 00000001 POLYGON_STIPPLE_ENABLE */ xf_emit(ctx, 0x20, 0); /* ffffffff POLYGON_STIPPLE */ xf_emit(ctx, 2, 0); /* 00007fff WINDOW_OFFSET_XY */ xf_emit(ctx, 1, 0); /* ffff0ff3 */ xf_emit(ctx, 1, 0x04e3bfdf); /* ffffffff UNK0D64 */ xf_emit(ctx, 1, 0x04e3bfdf); /* ffffffff UNK0DF4 */ xf_emit(ctx, 1, 0); /* 00000003 WINDOW_ORIGIN */ xf_emit(ctx, 1, 0); /* 00000007 */ xf_emit(ctx, 1, 0x1fe21); /* 0001ffff tesla UNK0FAC */ if (device->chipset >= 0xa0) xf_emit(ctx, 1, 0x0fac6881); if (IS_NVA3F(device->chipset)) { xf_emit(ctx, 1, 1); xf_emit(ctx, 3, 0); } } static void nv50_gr_construct_gene_unk14xx(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; /* middle of area 2 on pre-NVA0, beginning of area 2 on NVA0, area 7 on >NVA0 */ if (device->chipset != 0x50) { xf_emit(ctx, 5, 0); /* ffffffff */ xf_emit(ctx, 1, 0x80c14); /* 01ffffff SEMANTIC_COLOR */ xf_emit(ctx, 1, 0); /* 00000001 */ xf_emit(ctx, 1, 0); /* 000003ff */ xf_emit(ctx, 1, 0x804); /* 00000fff SEMANTIC_CLIP */ xf_emit(ctx, 1, 0); /* 00000001 */ xf_emit(ctx, 2, 4); /* 7f, ff */ xf_emit(ctx, 1, 0x8100c12); /* 1fffffff FP_INTERPOLANT_CTRL */ } xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ xf_emit(ctx, 1, 4); /* 0000007f VP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 4); /* 000000ff GP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 0x10); /* 7f/ff VIEW_VOLUME_CLIP_CTRL */ xf_emit(ctx, 1, 0); /* 000000ff VP_CLIP_DISTANCE_ENABLE */ if (device->chipset != 0x50) xf_emit(ctx, 1, 0); /* 3ff */ xf_emit(ctx, 1, 0); /* 000000ff tesla UNK1940 */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK0D7C */ xf_emit(ctx, 1, 0x804); /* 00000fff SEMANTIC_CLIP */ xf_emit(ctx, 1, 1); /* 00000001 VIEWPORT_TRANSFORM_EN */ xf_emit(ctx, 1, 0x1a); /* 0000001f POLYGON_MODE */ if (device->chipset != 0x50) xf_emit(ctx, 1, 0x7f); /* 000000ff tesla UNK0FFC */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ xf_emit(ctx, 1, 1); /* 00000001 SHADE_MODEL */ xf_emit(ctx, 1, 0x80c14); /* 01ffffff SEMANTIC_COLOR */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1900 */ xf_emit(ctx, 1, 0x8100c12); /* 1fffffff FP_INTERPOLANT_CTRL */ xf_emit(ctx, 1, 4); /* 0000007f VP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 4); /* 000000ff GP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 0x10); /* 7f/ff VIEW_VOLUME_CLIP_CTRL */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK0D7C */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK0F8C */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ xf_emit(ctx, 1, 1); /* 00000001 VIEWPORT_TRANSFORM_EN */ xf_emit(ctx, 1, 0x8100c12); /* 1fffffff FP_INTERPOLANT_CTRL */ xf_emit(ctx, 4, 0); /* ffffffff NOPERSPECTIVE_BITMAP */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1900 */ xf_emit(ctx, 1, 0); /* 0000000f */ if (device->chipset == 0x50) xf_emit(ctx, 1, 0x3ff); /* 000003ff tesla UNK0D68 */ else xf_emit(ctx, 1, 0x7ff); /* 000007ff tesla UNK0D68 */ xf_emit(ctx, 1, 0x80c14); /* 01ffffff SEMANTIC_COLOR */ xf_emit(ctx, 1, 0); /* 00000001 VERTEX_TWO_SIDE_ENABLE */ xf_emit(ctx, 0x30, 0); /* ffffffff VIEWPORT_SCALE: X0, Y0, Z0, X1, Y1, ... */ xf_emit(ctx, 3, 0); /* f, 0, 0 */ xf_emit(ctx, 3, 0); /* ffffffff last VIEWPORT_SCALE? */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ xf_emit(ctx, 1, 1); /* 00000001 VIEWPORT_TRANSFORM_EN */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1900 */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1924 */ xf_emit(ctx, 1, 0x10); /* 000000ff VIEW_VOLUME_CLIP_CTRL */ xf_emit(ctx, 1, 0); /* 00000001 */ xf_emit(ctx, 0x30, 0); /* ffffffff VIEWPORT_TRANSLATE */ xf_emit(ctx, 3, 0); /* f, 0, 0 */ xf_emit(ctx, 3, 0); /* ffffffff */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ xf_emit(ctx, 2, 0x88); /* 000001ff tesla UNK19D8 */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1924 */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ xf_emit(ctx, 1, 4); /* 0000000f CULL_MODE */ xf_emit(ctx, 2, 0); /* 07ffffff SCREEN_SCISSOR */ xf_emit(ctx, 2, 0); /* 00007fff WINDOW_OFFSET_XY */ xf_emit(ctx, 1, 0); /* 00000003 WINDOW_ORIGIN */ xf_emit(ctx, 0x10, 0); /* 00000001 SCISSOR_ENABLE */ xf_emit(ctx, 1, 0); /* 0001ffff GP_BUILTIN_RESULT_EN */ xf_emit(ctx, 1, 0x26); /* 000000ff SEMANTIC_LAYER */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1900 */ xf_emit(ctx, 1, 0); /* 0000000f */ xf_emit(ctx, 1, 0x3f800000); /* ffffffff LINE_WIDTH */ xf_emit(ctx, 1, 0); /* 00000001 LINE_STIPPLE_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 LINE_SMOOTH_ENABLE */ xf_emit(ctx, 1, 0); /* 00000007 MULTISAMPLE_SAMPLES_LOG2 */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 1, 0); /* 00000001 */ xf_emit(ctx, 1, 0x1a); /* 0000001f POLYGON_MODE */ xf_emit(ctx, 1, 0x10); /* 000000ff VIEW_VOLUME_CLIP_CTRL */ if (device->chipset != 0x50) { xf_emit(ctx, 1, 0); /* ffffffff */ xf_emit(ctx, 1, 0); /* 00000001 */ xf_emit(ctx, 1, 0); /* 000003ff */ } xf_emit(ctx, 0x20, 0); /* 10xbits ffffffff, 3fffff. SCISSOR_* */ xf_emit(ctx, 1, 0); /* f */ xf_emit(ctx, 1, 0); /* 0? */ xf_emit(ctx, 1, 0); /* ffffffff */ xf_emit(ctx, 1, 0); /* 003fffff */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ xf_emit(ctx, 1, 0x52); /* 000001ff SEMANTIC_PTSZ */ xf_emit(ctx, 1, 0); /* 0001ffff GP_BUILTIN_RESULT_EN */ xf_emit(ctx, 1, 0x26); /* 000000ff SEMANTIC_LAYER */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1900 */ xf_emit(ctx, 1, 4); /* 0000007f VP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 4); /* 000000ff GP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 0x1a); /* 0000001f POLYGON_MODE */ xf_emit(ctx, 1, 0); /* 00000001 LINE_SMOOTH_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 LINE_STIPPLE_ENABLE */ xf_emit(ctx, 1, 0x00ffff00); /* 00ffffff LINE_STIPPLE_PATTERN */ xf_emit(ctx, 1, 0); /* 0000000f */ } static void nv50_gr_construct_gene_zcull(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; /* end of strand 0 on pre-NVA0, beginning of strand 6 on NVAx */ /* SEEK */ xf_emit(ctx, 1, 0x3f); /* 0000003f UNK1590 */ xf_emit(ctx, 1, 0); /* 00000001 ALPHA_TEST_ENABLE */ xf_emit(ctx, 1, 0); /* 00000007 MULTISAMPLE_SAMPLES_LOG2 */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1534 */ xf_emit(ctx, 1, 0); /* 00000007 STENCIL_BACK_FUNC_FUNC */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_BACK_FUNC_MASK */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_BACK_FUNC_REF */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_BACK_MASK */ xf_emit(ctx, 3, 0); /* 00000007 STENCIL_BACK_OP_FAIL, ZFAIL, ZPASS */ xf_emit(ctx, 1, 2); /* 00000003 tesla UNK143C */ xf_emit(ctx, 2, 0x04000000); /* 07ffffff tesla UNK0D6C */ xf_emit(ctx, 1, 0); /* ffff0ff3 */ xf_emit(ctx, 1, 0); /* 00000001 CLIPID_ENABLE */ xf_emit(ctx, 2, 0); /* ffffffff DEPTH_BOUNDS */ xf_emit(ctx, 1, 0); /* 00000001 */ xf_emit(ctx, 1, 0); /* 00000007 DEPTH_TEST_FUNC */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_TEST_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_WRITE_ENABLE */ xf_emit(ctx, 1, 4); /* 0000000f CULL_MODE */ xf_emit(ctx, 1, 0); /* 0000ffff */ xf_emit(ctx, 1, 0); /* 00000001 UNK0FB0 */ xf_emit(ctx, 1, 0); /* 00000001 POLYGON_STIPPLE_ENABLE */ xf_emit(ctx, 1, 4); /* 00000007 FP_CONTROL */ xf_emit(ctx, 1, 0); /* ffffffff */ xf_emit(ctx, 1, 0); /* 0001ffff GP_BUILTIN_RESULT_EN */ xf_emit(ctx, 1, 0); /* 000000ff CLEAR_STENCIL */ xf_emit(ctx, 1, 0); /* 00000007 STENCIL_FRONT_FUNC_FUNC */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_FRONT_FUNC_MASK */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_FRONT_FUNC_REF */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_FRONT_MASK */ xf_emit(ctx, 3, 0); /* 00000007 STENCIL_FRONT_OP_FAIL, ZFAIL, ZPASS */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_FRONT_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_BACK_ENABLE */ xf_emit(ctx, 1, 0); /* ffffffff CLEAR_DEPTH */ xf_emit(ctx, 1, 0); /* 00000007 */ if (device->chipset != 0x50) xf_emit(ctx, 1, 0); /* 00000003 tesla UNK1108 */ xf_emit(ctx, 1, 0); /* 00000001 SAMPLECNT_ENABLE */ xf_emit(ctx, 1, 0); /* 0000000f ZETA_FORMAT */ xf_emit(ctx, 1, 1); /* 00000001 ZETA_ENABLE */ xf_emit(ctx, 1, 0x1001); /* 00001fff ZETA_ARRAY_MODE */ /* SEEK */ xf_emit(ctx, 4, 0xffff); /* 0000ffff MSAA_MASK */ xf_emit(ctx, 0x10, 0); /* 00000001 SCISSOR_ENABLE */ xf_emit(ctx, 0x10, 0); /* ffffffff DEPTH_RANGE_NEAR */ xf_emit(ctx, 0x10, 0x3f800000); /* ffffffff DEPTH_RANGE_FAR */ xf_emit(ctx, 1, 0x10); /* 7f/ff/3ff VIEW_VOLUME_CLIP_CTRL */ xf_emit(ctx, 1, 0); /* 00000001 VIEWPORT_CLIP_RECTS_EN */ xf_emit(ctx, 1, 3); /* 00000003 FP_CTRL_UNK196C */ xf_emit(ctx, 1, 0); /* 00000003 tesla UNK1968 */ if (device->chipset != 0x50) xf_emit(ctx, 1, 0); /* 0fffffff tesla UNK1104 */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK151C */ } static void nv50_gr_construct_gene_clipid(struct nvkm_grctx *ctx) { /* middle of strand 0 on pre-NVA0 [after 24xx], middle of area 6 on NVAx */ /* SEEK */ xf_emit(ctx, 1, 0); /* 00000007 UNK0FB4 */ /* SEEK */ xf_emit(ctx, 4, 0); /* 07ffffff CLIPID_REGION_HORIZ */ xf_emit(ctx, 4, 0); /* 07ffffff CLIPID_REGION_VERT */ xf_emit(ctx, 2, 0); /* 07ffffff SCREEN_SCISSOR */ xf_emit(ctx, 2, 0x04000000); /* 07ffffff UNK1508 */ xf_emit(ctx, 1, 0); /* 00000001 CLIPID_ENABLE */ xf_emit(ctx, 1, 0x80); /* 00003fff CLIPID_WIDTH */ xf_emit(ctx, 1, 0); /* 000000ff CLIPID_ID */ xf_emit(ctx, 1, 0); /* 000000ff CLIPID_ADDRESS_HIGH */ xf_emit(ctx, 1, 0); /* ffffffff CLIPID_ADDRESS_LOW */ xf_emit(ctx, 1, 0x80); /* 00003fff CLIPID_HEIGHT */ xf_emit(ctx, 1, 0); /* 0000ffff DMA_CLIPID */ } static void nv50_gr_construct_gene_unk24xx(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; int i; /* middle of strand 0 on pre-NVA0 [after m2mf], end of strand 2 on NVAx */ /* SEEK */ xf_emit(ctx, 0x33, 0); /* SEEK */ xf_emit(ctx, 2, 0); /* SEEK */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 4); /* 0000007f VP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 4); /* 000000ff GP_RESULT_MAP_SIZE */ /* SEEK */ if (IS_NVA3F(device->chipset)) { xf_emit(ctx, 4, 0); /* RO */ xf_emit(ctx, 0xe10, 0); /* 190 * 9: 8*ffffffff, 7ff */ xf_emit(ctx, 1, 0); /* 1ff */ xf_emit(ctx, 8, 0); /* 0? */ xf_emit(ctx, 9, 0); /* ffffffff, 7ff */ xf_emit(ctx, 4, 0); /* RO */ xf_emit(ctx, 0xe10, 0); /* 190 * 9: 8*ffffffff, 7ff */ xf_emit(ctx, 1, 0); /* 1ff */ xf_emit(ctx, 8, 0); /* 0? */ xf_emit(ctx, 9, 0); /* ffffffff, 7ff */ } else { xf_emit(ctx, 0xc, 0); /* RO */ /* SEEK */ xf_emit(ctx, 0xe10, 0); /* 190 * 9: 8*ffffffff, 7ff */ xf_emit(ctx, 1, 0); /* 1ff */ xf_emit(ctx, 8, 0); /* 0? */ /* SEEK */ xf_emit(ctx, 0xc, 0); /* RO */ /* SEEK */ xf_emit(ctx, 0xe10, 0); /* 190 * 9: 8*ffffffff, 7ff */ xf_emit(ctx, 1, 0); /* 1ff */ xf_emit(ctx, 8, 0); /* 0? */ } /* SEEK */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 4); /* 000000ff GP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 4); /* 0000007f VP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 0x8100c12); /* 1fffffff FP_INTERPOLANT_CTRL */ if (device->chipset != 0x50) xf_emit(ctx, 1, 3); /* 00000003 tesla UNK1100 */ /* SEEK */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 0x8100c12); /* 1fffffff FP_INTERPOLANT_CTRL */ xf_emit(ctx, 1, 0); /* 0000000f VP_GP_BUILTIN_ATTR_EN */ xf_emit(ctx, 1, 0x80c14); /* 01ffffff SEMANTIC_COLOR */ xf_emit(ctx, 1, 1); /* 00000001 */ /* SEEK */ if (device->chipset >= 0xa0) xf_emit(ctx, 2, 4); /* 000000ff */ xf_emit(ctx, 1, 0x80c14); /* 01ffffff SEMANTIC_COLOR */ xf_emit(ctx, 1, 0); /* 00000001 VERTEX_TWO_SIDE_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 POINT_SPRITE_ENABLE */ xf_emit(ctx, 1, 0x8100c12); /* 1fffffff FP_INTERPOLANT_CTRL */ xf_emit(ctx, 1, 0x27); /* 000000ff SEMANTIC_PRIM_ID */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 0); /* 0000000f */ xf_emit(ctx, 1, 1); /* 00000001 */ for (i = 0; i < 10; i++) { /* SEEK */ xf_emit(ctx, 0x40, 0); /* ffffffff */ xf_emit(ctx, 0x10, 0); /* 3, 0, 0.... */ xf_emit(ctx, 0x10, 0); /* ffffffff */ } /* SEEK */ xf_emit(ctx, 1, 0); /* 00000001 POINT_SPRITE_CTRL */ xf_emit(ctx, 1, 1); /* 00000001 */ xf_emit(ctx, 1, 0); /* ffffffff */ xf_emit(ctx, 4, 0); /* ffffffff NOPERSPECTIVE_BITMAP */ xf_emit(ctx, 0x10, 0); /* 00ffffff POINT_COORD_REPLACE_MAP */ xf_emit(ctx, 1, 0); /* 00000003 WINDOW_ORIGIN */ xf_emit(ctx, 1, 0x8100c12); /* 1fffffff FP_INTERPOLANT_CTRL */ if (device->chipset != 0x50) xf_emit(ctx, 1, 0); /* 000003ff */ } static void nv50_gr_construct_gene_vfetch(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; int acnt = 0x10, rep, i; /* beginning of strand 1 on pre-NVA0, strand 3 on NVAx */ if (IS_NVA3F(device->chipset)) acnt = 0x20; /* SEEK */ if (device->chipset >= 0xa0) { xf_emit(ctx, 1, 0); /* ffffffff tesla UNK13A4 */ xf_emit(ctx, 1, 1); /* 00000fff tesla UNK1318 */ } xf_emit(ctx, 1, 0); /* ffffffff VERTEX_BUFFER_FIRST */ xf_emit(ctx, 1, 0); /* 00000001 PRIMITIVE_RESTART_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 UNK0DE8 */ xf_emit(ctx, 1, 0); /* ffffffff PRIMITIVE_RESTART_INDEX */ xf_emit(ctx, 1, 0xf); /* ffffffff VP_ATTR_EN */ xf_emit(ctx, (acnt/8)-1, 0); /* ffffffff VP_ATTR_EN */ xf_emit(ctx, acnt/8, 0); /* ffffffff VTX_ATR_MASK_UNK0DD0 */ xf_emit(ctx, 1, 0); /* 0000000f VP_GP_BUILTIN_ATTR_EN */ xf_emit(ctx, 1, 0x20); /* 0000ffff tesla UNK129C */ xf_emit(ctx, 1, 0); /* 000000ff turing UNK370??? */ xf_emit(ctx, 1, 0); /* 0000ffff turing USER_PARAM_COUNT */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ /* SEEK */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 0xb, 0); /* RO */ else if (device->chipset >= 0xa0) xf_emit(ctx, 0x9, 0); /* RO */ else xf_emit(ctx, 0x8, 0); /* RO */ /* SEEK */ xf_emit(ctx, 1, 0); /* 00000001 EDGE_FLAG */ xf_emit(ctx, 1, 0); /* 00000001 PROVOKING_VERTEX_LAST */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 0x1a); /* 0000001f POLYGON_MODE */ /* SEEK */ xf_emit(ctx, 0xc, 0); /* RO */ /* SEEK */ xf_emit(ctx, 1, 0); /* 7f/ff */ xf_emit(ctx, 1, 4); /* 7f/ff VP_REG_ALLOC_RESULT */ xf_emit(ctx, 1, 4); /* 7f/ff VP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 0); /* 0000000f VP_GP_BUILTIN_ATTR_EN */ xf_emit(ctx, 1, 4); /* 000001ff UNK1A28 */ xf_emit(ctx, 1, 8); /* 000001ff UNK0DF0 */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ if (device->chipset == 0x50) xf_emit(ctx, 1, 0x3ff); /* 3ff tesla UNK0D68 */ else xf_emit(ctx, 1, 0x7ff); /* 7ff tesla UNK0D68 */ if (device->chipset == 0xa8) xf_emit(ctx, 1, 0x1e00); /* 7fff */ /* SEEK */ xf_emit(ctx, 0xc, 0); /* RO or close */ /* SEEK */ xf_emit(ctx, 1, 0xf); /* ffffffff VP_ATTR_EN */ xf_emit(ctx, (acnt/8)-1, 0); /* ffffffff VP_ATTR_EN */ xf_emit(ctx, 1, 0); /* 0000000f VP_GP_BUILTIN_ATTR_EN */ if (device->chipset > 0x50 && device->chipset < 0xa0) xf_emit(ctx, 2, 0); /* ffffffff */ else xf_emit(ctx, 1, 0); /* ffffffff */ xf_emit(ctx, 1, 0); /* 00000003 tesla UNK0FD8 */ /* SEEK */ if (IS_NVA3F(device->chipset)) { xf_emit(ctx, 0x10, 0); /* 0? */ xf_emit(ctx, 2, 0); /* weird... */ xf_emit(ctx, 2, 0); /* RO */ } else { xf_emit(ctx, 8, 0); /* 0? */ xf_emit(ctx, 1, 0); /* weird... */ xf_emit(ctx, 2, 0); /* RO */ } /* SEEK */ xf_emit(ctx, 1, 0); /* ffffffff VB_ELEMENT_BASE */ xf_emit(ctx, 1, 0); /* ffffffff UNK1438 */ xf_emit(ctx, acnt, 0); /* 1 tesla UNK1000 */ if (device->chipset >= 0xa0) xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1118? */ /* SEEK */ xf_emit(ctx, acnt, 0); /* ffffffff VERTEX_ARRAY_UNK90C */ xf_emit(ctx, 1, 0); /* f/1f */ /* SEEK */ xf_emit(ctx, acnt, 0); /* ffffffff VERTEX_ARRAY_UNK90C */ xf_emit(ctx, 1, 0); /* f/1f */ /* SEEK */ xf_emit(ctx, acnt, 0); /* RO */ xf_emit(ctx, 2, 0); /* RO */ /* SEEK */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK111C? */ xf_emit(ctx, 1, 0); /* RO */ /* SEEK */ xf_emit(ctx, 1, 0); /* 000000ff UNK15F4_ADDRESS_HIGH */ xf_emit(ctx, 1, 0); /* ffffffff UNK15F4_ADDRESS_LOW */ xf_emit(ctx, 1, 0); /* 000000ff UNK0F84_ADDRESS_HIGH */ xf_emit(ctx, 1, 0); /* ffffffff UNK0F84_ADDRESS_LOW */ /* SEEK */ xf_emit(ctx, acnt, 0); /* 00003fff VERTEX_ARRAY_ATTRIB_OFFSET */ xf_emit(ctx, 3, 0); /* f/1f */ /* SEEK */ xf_emit(ctx, acnt, 0); /* 00000fff VERTEX_ARRAY_STRIDE */ xf_emit(ctx, 3, 0); /* f/1f */ /* SEEK */ xf_emit(ctx, acnt, 0); /* ffffffff VERTEX_ARRAY_LOW */ xf_emit(ctx, 3, 0); /* f/1f */ /* SEEK */ xf_emit(ctx, acnt, 0); /* 000000ff VERTEX_ARRAY_HIGH */ xf_emit(ctx, 3, 0); /* f/1f */ /* SEEK */ xf_emit(ctx, acnt, 0); /* ffffffff VERTEX_LIMIT_LOW */ xf_emit(ctx, 3, 0); /* f/1f */ /* SEEK */ xf_emit(ctx, acnt, 0); /* 000000ff VERTEX_LIMIT_HIGH */ xf_emit(ctx, 3, 0); /* f/1f */ /* SEEK */ if (IS_NVA3F(device->chipset)) { xf_emit(ctx, acnt, 0); /* f */ xf_emit(ctx, 3, 0); /* f/1f */ } /* SEEK */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 2, 0); /* RO */ else xf_emit(ctx, 5, 0); /* RO */ /* SEEK */ xf_emit(ctx, 1, 0); /* ffff DMA_VTXBUF */ /* SEEK */ if (device->chipset < 0xa0) { xf_emit(ctx, 0x41, 0); /* RO */ /* SEEK */ xf_emit(ctx, 0x11, 0); /* RO */ } else if (!IS_NVA3F(device->chipset)) xf_emit(ctx, 0x50, 0); /* RO */ else xf_emit(ctx, 0x58, 0); /* RO */ /* SEEK */ xf_emit(ctx, 1, 0xf); /* ffffffff VP_ATTR_EN */ xf_emit(ctx, (acnt/8)-1, 0); /* ffffffff VP_ATTR_EN */ xf_emit(ctx, 1, 1); /* 1 UNK0DEC */ /* SEEK */ xf_emit(ctx, acnt*4, 0); /* ffffffff VTX_ATTR */ xf_emit(ctx, 4, 0); /* f/1f, 0, 0, 0 */ /* SEEK */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 0x1d, 0); /* RO */ else xf_emit(ctx, 0x16, 0); /* RO */ /* SEEK */ xf_emit(ctx, 1, 0xf); /* ffffffff VP_ATTR_EN */ xf_emit(ctx, (acnt/8)-1, 0); /* ffffffff VP_ATTR_EN */ /* SEEK */ if (device->chipset < 0xa0) xf_emit(ctx, 8, 0); /* RO */ else if (IS_NVA3F(device->chipset)) xf_emit(ctx, 0xc, 0); /* RO */ else xf_emit(ctx, 7, 0); /* RO */ /* SEEK */ xf_emit(ctx, 0xa, 0); /* RO */ if (device->chipset == 0xa0) rep = 0xc; else rep = 4; for (i = 0; i < rep; i++) { /* SEEK */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 0x20, 0); /* ffffffff */ xf_emit(ctx, 0x200, 0); /* ffffffff */ xf_emit(ctx, 4, 0); /* 7f/ff, 0, 0, 0 */ xf_emit(ctx, 4, 0); /* ffffffff */ } /* SEEK */ xf_emit(ctx, 1, 0); /* 113/111 */ xf_emit(ctx, 1, 0xf); /* ffffffff VP_ATTR_EN */ xf_emit(ctx, (acnt/8)-1, 0); /* ffffffff VP_ATTR_EN */ xf_emit(ctx, acnt/8, 0); /* ffffffff VTX_ATTR_MASK_UNK0DD0 */ xf_emit(ctx, 1, 0); /* 0000000f VP_GP_BUILTIN_ATTR_EN */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ /* SEEK */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 7, 0); /* weird... */ else xf_emit(ctx, 5, 0); /* weird... */ } static void nv50_gr_construct_gene_eng2d(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; /* middle of strand 1 on pre-NVA0 [after vfetch], middle of strand 6 on NVAx */ /* SEEK */ xf_emit(ctx, 2, 0); /* 0001ffff CLIP_X, CLIP_Y */ xf_emit(ctx, 2, 0); /* 0000ffff CLIP_W, CLIP_H */ xf_emit(ctx, 1, 0); /* 00000001 CLIP_ENABLE */ if (device->chipset < 0xa0) { /* this is useless on everything but the original NV50, * guess they forgot to nuke it. Or just didn't bother. */ xf_emit(ctx, 2, 0); /* 0000ffff IFC_CLIP_X, Y */ xf_emit(ctx, 2, 1); /* 0000ffff IFC_CLIP_W, H */ xf_emit(ctx, 1, 0); /* 00000001 IFC_CLIP_ENABLE */ } xf_emit(ctx, 1, 1); /* 00000001 DST_LINEAR */ xf_emit(ctx, 1, 0x100); /* 0001ffff DST_WIDTH */ xf_emit(ctx, 1, 0x100); /* 0001ffff DST_HEIGHT */ xf_emit(ctx, 1, 0x11); /* 3f[NV50]/7f[NV84+] DST_FORMAT */ xf_emit(ctx, 1, 0); /* 0001ffff DRAW_POINT_X */ xf_emit(ctx, 1, 8); /* 0000000f DRAW_UNK58C */ xf_emit(ctx, 1, 0); /* 000fffff SIFC_DST_X_FRACT */ xf_emit(ctx, 1, 0); /* 0001ffff SIFC_DST_X_INT */ xf_emit(ctx, 1, 0); /* 000fffff SIFC_DST_Y_FRACT */ xf_emit(ctx, 1, 0); /* 0001ffff SIFC_DST_Y_INT */ xf_emit(ctx, 1, 0); /* 000fffff SIFC_DX_DU_FRACT */ xf_emit(ctx, 1, 1); /* 0001ffff SIFC_DX_DU_INT */ xf_emit(ctx, 1, 0); /* 000fffff SIFC_DY_DV_FRACT */ xf_emit(ctx, 1, 1); /* 0001ffff SIFC_DY_DV_INT */ xf_emit(ctx, 1, 1); /* 0000ffff SIFC_WIDTH */ xf_emit(ctx, 1, 1); /* 0000ffff SIFC_HEIGHT */ xf_emit(ctx, 1, 0xcf); /* 000000ff SIFC_FORMAT */ xf_emit(ctx, 1, 2); /* 00000003 SIFC_BITMAP_UNK808 */ xf_emit(ctx, 1, 0); /* 00000003 SIFC_BITMAP_LINE_PACK_MODE */ xf_emit(ctx, 1, 0); /* 00000001 SIFC_BITMAP_LSB_FIRST */ xf_emit(ctx, 1, 0); /* 00000001 SIFC_BITMAP_ENABLE */ xf_emit(ctx, 1, 0); /* 0000ffff BLIT_DST_X */ xf_emit(ctx, 1, 0); /* 0000ffff BLIT_DST_Y */ xf_emit(ctx, 1, 0); /* 000fffff BLIT_DU_DX_FRACT */ xf_emit(ctx, 1, 1); /* 0001ffff BLIT_DU_DX_INT */ xf_emit(ctx, 1, 0); /* 000fffff BLIT_DV_DY_FRACT */ xf_emit(ctx, 1, 1); /* 0001ffff BLIT_DV_DY_INT */ xf_emit(ctx, 1, 1); /* 0000ffff BLIT_DST_W */ xf_emit(ctx, 1, 1); /* 0000ffff BLIT_DST_H */ xf_emit(ctx, 1, 0); /* 000fffff BLIT_SRC_X_FRACT */ xf_emit(ctx, 1, 0); /* 0001ffff BLIT_SRC_X_INT */ xf_emit(ctx, 1, 0); /* 000fffff BLIT_SRC_Y_FRACT */ xf_emit(ctx, 1, 0); /* 00000001 UNK888 */ xf_emit(ctx, 1, 4); /* 0000003f UNK884 */ xf_emit(ctx, 1, 0); /* 00000007 UNK880 */ xf_emit(ctx, 1, 1); /* 0000001f tesla UNK0FB8 */ xf_emit(ctx, 1, 0x15); /* 000000ff tesla UNK128C */ xf_emit(ctx, 2, 0); /* 00000007, ffff0ff3 */ xf_emit(ctx, 1, 0); /* 00000001 UNK260 */ xf_emit(ctx, 1, 0x4444480); /* 1fffffff UNK870 */ /* SEEK */ xf_emit(ctx, 0x10, 0); /* SEEK */ xf_emit(ctx, 0x27, 0); } static void nv50_gr_construct_gene_csched(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; /* middle of strand 1 on pre-NVA0 [after eng2d], middle of strand 0 on NVAx */ /* SEEK */ xf_emit(ctx, 2, 0); /* 00007fff WINDOW_OFFSET_XY... what is it doing here??? */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1924 */ xf_emit(ctx, 1, 0); /* 00000003 WINDOW_ORIGIN */ xf_emit(ctx, 1, 0x8100c12); /* 1fffffff FP_INTERPOLANT_CTRL */ xf_emit(ctx, 1, 0); /* 000003ff */ /* SEEK */ xf_emit(ctx, 1, 0); /* ffffffff turing UNK364 */ xf_emit(ctx, 1, 0); /* 0000000f turing UNK36C */ xf_emit(ctx, 1, 0); /* 0000ffff USER_PARAM_COUNT */ xf_emit(ctx, 1, 0x100); /* 00ffffff turing UNK384 */ xf_emit(ctx, 1, 0); /* 0000000f turing UNK2A0 */ xf_emit(ctx, 1, 0); /* 0000ffff GRIDID */ xf_emit(ctx, 1, 0x10001); /* ffffffff GRIDDIM_XY */ xf_emit(ctx, 1, 0); /* ffffffff */ xf_emit(ctx, 1, 0x10001); /* ffffffff BLOCKDIM_XY */ xf_emit(ctx, 1, 1); /* 0000ffff BLOCKDIM_Z */ xf_emit(ctx, 1, 0x10001); /* 00ffffff BLOCK_ALLOC */ xf_emit(ctx, 1, 1); /* 00000001 LANES32 */ xf_emit(ctx, 1, 4); /* 000000ff FP_REG_ALLOC_TEMP */ xf_emit(ctx, 1, 2); /* 00000003 REG_MODE */ /* SEEK */ xf_emit(ctx, 0x40, 0); /* ffffffff USER_PARAM */ switch (device->chipset) { case 0x50: case 0x92: xf_emit(ctx, 8, 0); /* 7, 0, 0, 0, ... */ xf_emit(ctx, 0x80, 0); /* fff */ xf_emit(ctx, 2, 0); /* ff, fff */ xf_emit(ctx, 0x10*2, 0); /* ffffffff, 1f */ break; case 0x84: xf_emit(ctx, 8, 0); /* 7, 0, 0, 0, ... */ xf_emit(ctx, 0x60, 0); /* fff */ xf_emit(ctx, 2, 0); /* ff, fff */ xf_emit(ctx, 0xc*2, 0); /* ffffffff, 1f */ break; case 0x94: case 0x96: xf_emit(ctx, 8, 0); /* 7, 0, 0, 0, ... */ xf_emit(ctx, 0x40, 0); /* fff */ xf_emit(ctx, 2, 0); /* ff, fff */ xf_emit(ctx, 8*2, 0); /* ffffffff, 1f */ break; case 0x86: case 0x98: xf_emit(ctx, 4, 0); /* f, 0, 0, 0 */ xf_emit(ctx, 0x10, 0); /* fff */ xf_emit(ctx, 2, 0); /* ff, fff */ xf_emit(ctx, 2*2, 0); /* ffffffff, 1f */ break; case 0xa0: xf_emit(ctx, 8, 0); /* 7, 0, 0, 0, ... */ xf_emit(ctx, 0xf0, 0); /* fff */ xf_emit(ctx, 2, 0); /* ff, fff */ xf_emit(ctx, 0x1e*2, 0); /* ffffffff, 1f */ break; case 0xa3: xf_emit(ctx, 8, 0); /* 7, 0, 0, 0, ... */ xf_emit(ctx, 0x60, 0); /* fff */ xf_emit(ctx, 2, 0); /* ff, fff */ xf_emit(ctx, 0xc*2, 0); /* ffffffff, 1f */ break; case 0xa5: case 0xaf: xf_emit(ctx, 8, 0); /* 7, 0, 0, 0, ... */ xf_emit(ctx, 0x30, 0); /* fff */ xf_emit(ctx, 2, 0); /* ff, fff */ xf_emit(ctx, 6*2, 0); /* ffffffff, 1f */ break; case 0xaa: xf_emit(ctx, 0x12, 0); break; case 0xa8: case 0xac: xf_emit(ctx, 4, 0); /* f, 0, 0, 0 */ xf_emit(ctx, 0x10, 0); /* fff */ xf_emit(ctx, 2, 0); /* ff, fff */ xf_emit(ctx, 2*2, 0); /* ffffffff, 1f */ break; } xf_emit(ctx, 1, 0); /* 0000000f */ xf_emit(ctx, 1, 0); /* 00000000 */ xf_emit(ctx, 1, 0); /* ffffffff */ xf_emit(ctx, 1, 0); /* 0000001f */ xf_emit(ctx, 4, 0); /* ffffffff */ xf_emit(ctx, 1, 0); /* 00000003 turing UNK35C */ xf_emit(ctx, 1, 0); /* ffffffff */ xf_emit(ctx, 4, 0); /* ffffffff */ xf_emit(ctx, 1, 0); /* 00000003 turing UNK35C */ xf_emit(ctx, 1, 0); /* ffffffff */ xf_emit(ctx, 1, 0); /* 000000ff */ } static void nv50_gr_construct_gene_unk1cxx(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; xf_emit(ctx, 2, 0); /* 00007fff WINDOW_OFFSET_XY */ xf_emit(ctx, 1, 0x3f800000); /* ffffffff LINE_WIDTH */ xf_emit(ctx, 1, 0); /* 00000001 LINE_SMOOTH_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1658 */ xf_emit(ctx, 1, 0); /* 00000001 POLYGON_SMOOTH_ENABLE */ xf_emit(ctx, 3, 0); /* 00000001 POLYGON_OFFSET_*_ENABLE */ xf_emit(ctx, 1, 4); /* 0000000f CULL_MODE */ xf_emit(ctx, 1, 0x1a); /* 0000001f POLYGON_MODE */ xf_emit(ctx, 1, 0); /* 0000000f ZETA_FORMAT */ xf_emit(ctx, 1, 0); /* 00000001 POINT_SPRITE_ENABLE */ xf_emit(ctx, 1, 1); /* 00000001 tesla UNK165C */ xf_emit(ctx, 0x10, 0); /* 00000001 SCISSOR_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1534 */ xf_emit(ctx, 1, 0); /* 00000001 LINE_STIPPLE_ENABLE */ xf_emit(ctx, 1, 0x00ffff00); /* 00ffffff LINE_STIPPLE_PATTERN */ xf_emit(ctx, 1, 0); /* ffffffff POLYGON_OFFSET_UNITS */ xf_emit(ctx, 1, 0); /* ffffffff POLYGON_OFFSET_FACTOR */ xf_emit(ctx, 1, 0); /* 00000003 tesla UNK1668 */ xf_emit(ctx, 2, 0); /* 07ffffff SCREEN_SCISSOR */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1900 */ xf_emit(ctx, 1, 0xf); /* 0000000f COLOR_MASK */ xf_emit(ctx, 7, 0); /* 0000000f COLOR_MASK */ xf_emit(ctx, 1, 0x0fac6881); /* 0fffffff RT_CONTROL */ xf_emit(ctx, 1, 0x11); /* 0000007f RT_FORMAT */ xf_emit(ctx, 7, 0); /* 0000007f RT_FORMAT */ xf_emit(ctx, 8, 0); /* 00000001 RT_HORIZ_LINEAR */ xf_emit(ctx, 1, 4); /* 00000007 FP_CONTROL */ xf_emit(ctx, 1, 0); /* 00000001 ALPHA_TEST_ENABLE */ xf_emit(ctx, 1, 0); /* 00000007 ALPHA_TEST_FUNC */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 1, 3); /* 00000003 UNK16B4 */ else if (device->chipset >= 0xa0) xf_emit(ctx, 1, 1); /* 00000001 UNK16B4 */ xf_emit(ctx, 1, 0); /* 00000003 MULTISAMPLE_CTRL */ xf_emit(ctx, 1, 0); /* 00000003 tesla UNK0F90 */ xf_emit(ctx, 1, 2); /* 00000003 tesla UNK143C */ xf_emit(ctx, 2, 0x04000000); /* 07ffffff tesla UNK0D6C */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_FRONT_MASK */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_WRITE_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 SAMPLECNT_ENABLE */ xf_emit(ctx, 1, 5); /* 0000000f UNK1408 */ xf_emit(ctx, 1, 0x52); /* 000001ff SEMANTIC_PTSZ */ xf_emit(ctx, 1, 0); /* ffffffff POINT_SIZE */ xf_emit(ctx, 1, 0); /* 00000001 */ xf_emit(ctx, 1, 0); /* 00000007 tesla UNK0FB4 */ if (device->chipset != 0x50) { xf_emit(ctx, 1, 0); /* 3ff */ xf_emit(ctx, 1, 1); /* 00000001 tesla UNK1110 */ } if (IS_NVA3F(device->chipset)) xf_emit(ctx, 1, 0); /* 00000003 tesla UNK1928 */ xf_emit(ctx, 0x10, 0); /* ffffffff DEPTH_RANGE_NEAR */ xf_emit(ctx, 0x10, 0x3f800000); /* ffffffff DEPTH_RANGE_FAR */ xf_emit(ctx, 1, 0x10); /* 000000ff VIEW_VOLUME_CLIP_CTRL */ xf_emit(ctx, 0x20, 0); /* 07ffffff VIEWPORT_HORIZ, then VIEWPORT_VERT. (W&0x3fff)<<13 | (X&0x1fff). */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK187C */ xf_emit(ctx, 1, 0); /* 00000003 WINDOW_ORIGIN */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_FRONT_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_TEST_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_BACK_ENABLE */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_BACK_MASK */ xf_emit(ctx, 1, 0x8100c12); /* 1fffffff FP_INTERPOLANT_CTRL */ xf_emit(ctx, 1, 5); /* 0000000f tesla UNK1220 */ xf_emit(ctx, 1, 0); /* 00000007 MULTISAMPLE_SAMPLES_LOG2 */ xf_emit(ctx, 1, 0); /* 000000ff tesla UNK1A20 */ xf_emit(ctx, 1, 1); /* 00000001 ZETA_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 VERTEX_TWO_SIDE_ENABLE */ xf_emit(ctx, 4, 0xffff); /* 0000ffff MSAA_MASK */ if (device->chipset != 0x50) xf_emit(ctx, 1, 3); /* 00000003 tesla UNK1100 */ if (device->chipset < 0xa0) xf_emit(ctx, 0x1c, 0); /* RO */ else if (IS_NVA3F(device->chipset)) xf_emit(ctx, 0x9, 0); xf_emit(ctx, 1, 0); /* 00000001 UNK1534 */ xf_emit(ctx, 1, 0); /* 00000001 LINE_SMOOTH_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 LINE_STIPPLE_ENABLE */ xf_emit(ctx, 1, 0x00ffff00); /* 00ffffff LINE_STIPPLE_PATTERN */ xf_emit(ctx, 1, 0x1a); /* 0000001f POLYGON_MODE */ xf_emit(ctx, 1, 0); /* 00000003 WINDOW_ORIGIN */ if (device->chipset != 0x50) { xf_emit(ctx, 1, 3); /* 00000003 tesla UNK1100 */ xf_emit(ctx, 1, 0); /* 3ff */ } /* XXX: the following block could belong either to unk1cxx, or * to STRMOUT. Rather hard to tell. */ if (device->chipset < 0xa0) xf_emit(ctx, 0x25, 0); else xf_emit(ctx, 0x3b, 0); } static void nv50_gr_construct_gene_strmout(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; xf_emit(ctx, 1, 0x102); /* 0000ffff STRMOUT_BUFFER_CTRL */ xf_emit(ctx, 1, 0); /* ffffffff STRMOUT_PRIMITIVE_COUNT */ xf_emit(ctx, 4, 4); /* 000000ff STRMOUT_NUM_ATTRIBS */ if (device->chipset >= 0xa0) { xf_emit(ctx, 4, 0); /* ffffffff UNK1A8C */ xf_emit(ctx, 4, 0); /* ffffffff UNK1780 */ } xf_emit(ctx, 1, 4); /* 000000ff GP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 4); /* 0000007f VP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ if (device->chipset == 0x50) xf_emit(ctx, 1, 0x3ff); /* 000003ff tesla UNK0D68 */ else xf_emit(ctx, 1, 0x7ff); /* 000007ff tesla UNK0D68 */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ /* SEEK */ xf_emit(ctx, 1, 0x102); /* 0000ffff STRMOUT_BUFFER_CTRL */ xf_emit(ctx, 1, 0); /* ffffffff STRMOUT_PRIMITIVE_COUNT */ xf_emit(ctx, 4, 0); /* 000000ff STRMOUT_ADDRESS_HIGH */ xf_emit(ctx, 4, 0); /* ffffffff STRMOUT_ADDRESS_LOW */ xf_emit(ctx, 4, 4); /* 000000ff STRMOUT_NUM_ATTRIBS */ if (device->chipset >= 0xa0) { xf_emit(ctx, 4, 0); /* ffffffff UNK1A8C */ xf_emit(ctx, 4, 0); /* ffffffff UNK1780 */ } xf_emit(ctx, 1, 0); /* 0000ffff DMA_STRMOUT */ xf_emit(ctx, 1, 0); /* 0000ffff DMA_QUERY */ xf_emit(ctx, 1, 0); /* 000000ff QUERY_ADDRESS_HIGH */ xf_emit(ctx, 2, 0); /* ffffffff QUERY_ADDRESS_LOW QUERY_COUNTER */ xf_emit(ctx, 2, 0); /* ffffffff */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ /* SEEK */ xf_emit(ctx, 0x20, 0); /* ffffffff STRMOUT_MAP */ xf_emit(ctx, 1, 0); /* 0000000f */ xf_emit(ctx, 1, 0); /* 00000000? */ xf_emit(ctx, 2, 0); /* ffffffff */ } static void nv50_gr_construct_gene_ropm1(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; xf_emit(ctx, 1, 0x4e3bfdf); /* ffffffff UNK0D64 */ xf_emit(ctx, 1, 0x4e3bfdf); /* ffffffff UNK0DF4 */ xf_emit(ctx, 1, 0); /* 00000007 */ xf_emit(ctx, 1, 0); /* 000003ff */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 1, 0x11); /* 000000ff tesla UNK1968 */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A3C */ } static void nv50_gr_construct_gene_ropm2(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; /* SEEK */ xf_emit(ctx, 1, 0); /* 0000ffff DMA_QUERY */ xf_emit(ctx, 1, 0x0fac6881); /* 0fffffff RT_CONTROL */ xf_emit(ctx, 2, 0); /* ffffffff */ xf_emit(ctx, 1, 0); /* 000000ff QUERY_ADDRESS_HIGH */ xf_emit(ctx, 2, 0); /* ffffffff QUERY_ADDRESS_LOW, COUNTER */ xf_emit(ctx, 1, 0); /* 00000001 SAMPLECNT_ENABLE */ xf_emit(ctx, 1, 0); /* 7 */ /* SEEK */ xf_emit(ctx, 1, 0); /* 0000ffff DMA_QUERY */ xf_emit(ctx, 1, 0); /* 000000ff QUERY_ADDRESS_HIGH */ xf_emit(ctx, 2, 0); /* ffffffff QUERY_ADDRESS_LOW, COUNTER */ xf_emit(ctx, 1, 0x4e3bfdf); /* ffffffff UNK0D64 */ xf_emit(ctx, 1, 0x4e3bfdf); /* ffffffff UNK0DF4 */ xf_emit(ctx, 1, 0); /* 00000001 eng2d UNK260 */ xf_emit(ctx, 1, 0); /* ff/3ff */ xf_emit(ctx, 1, 0); /* 00000007 */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 1, 0x11); /* 000000ff tesla UNK1968 */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A3C */ } static void nv50_gr_construct_gene_ropc(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; int magic2; if (device->chipset == 0x50) { magic2 = 0x00003e60; } else if (!IS_NVA3F(device->chipset)) { magic2 = 0x001ffe67; } else { magic2 = 0x00087e67; } xf_emit(ctx, 1, 0); /* f/7 MUTISAMPLE_SAMPLES_LOG2 */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1534 */ xf_emit(ctx, 1, 0); /* 00000007 STENCIL_BACK_FUNC_FUNC */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_BACK_FUNC_MASK */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_BACK_MASK */ xf_emit(ctx, 3, 0); /* 00000007 STENCIL_BACK_OP_FAIL, ZFAIL, ZPASS */ xf_emit(ctx, 1, 2); /* 00000003 tesla UNK143C */ xf_emit(ctx, 1, 0); /* ffff0ff3 */ xf_emit(ctx, 1, magic2); /* 001fffff tesla UNK0F78 */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_BOUNDS_EN */ xf_emit(ctx, 1, 0); /* 00000007 DEPTH_TEST_FUNC */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_TEST_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_WRITE_ENABLE */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 1, 1); /* 0000001f tesla UNK169C */ xf_emit(ctx, 1, 0); /* 00000007 STENCIL_FRONT_FUNC_FUNC */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_FRONT_FUNC_MASK */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_FRONT_MASK */ xf_emit(ctx, 3, 0); /* 00000007 STENCIL_FRONT_OP_FAIL, ZFAIL, ZPASS */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_FRONT_ENABLE */ if (device->chipset >= 0xa0 && !IS_NVAAF(device->chipset)) xf_emit(ctx, 1, 0x15); /* 000000ff */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_BACK_ENABLE */ xf_emit(ctx, 1, 1); /* 00000001 tesla UNK15B4 */ xf_emit(ctx, 1, 0x10); /* 3ff/ff VIEW_VOLUME_CLIP_CTRL */ xf_emit(ctx, 1, 0); /* ffffffff CLEAR_DEPTH */ xf_emit(ctx, 1, 0); /* 0000000f ZETA_FORMAT */ xf_emit(ctx, 1, 1); /* 00000001 ZETA_ENABLE */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A3C */ if (device->chipset == 0x86 || device->chipset == 0x92 || device->chipset == 0x98 || device->chipset >= 0xa0) { xf_emit(ctx, 3, 0); /* ff, ffffffff, ffffffff */ xf_emit(ctx, 1, 4); /* 7 */ xf_emit(ctx, 1, 0x400); /* fffffff */ xf_emit(ctx, 1, 0x300); /* ffff */ xf_emit(ctx, 1, 0x1001); /* 1fff */ if (device->chipset != 0xa0) { if (IS_NVA3F(device->chipset)) xf_emit(ctx, 1, 0); /* 0000000f UNK15C8 */ else xf_emit(ctx, 1, 0x15); /* ff */ } } xf_emit(ctx, 1, 0); /* 00000007 MULTISAMPLE_SAMPLES_LOG2 */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1534 */ xf_emit(ctx, 1, 0); /* 00000007 STENCIL_BACK_FUNC_FUNC */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_BACK_FUNC_MASK */ xf_emit(ctx, 1, 0); /* ffff0ff3 */ xf_emit(ctx, 1, 2); /* 00000003 tesla UNK143C */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_BOUNDS_EN */ xf_emit(ctx, 1, 0); /* 00000007 DEPTH_TEST_FUNC */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_TEST_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_WRITE_ENABLE */ xf_emit(ctx, 1, 0); /* 00000007 STENCIL_FRONT_FUNC_FUNC */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_FRONT_FUNC_MASK */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_FRONT_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_BACK_ENABLE */ xf_emit(ctx, 1, 1); /* 00000001 tesla UNK15B4 */ xf_emit(ctx, 1, 0x10); /* 7f/ff VIEW_VOLUME_CLIP_CTRL */ xf_emit(ctx, 1, 0); /* 0000000f ZETA_FORMAT */ xf_emit(ctx, 1, 1); /* 00000001 ZETA_ENABLE */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A3C */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1534 */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1900 */ xf_emit(ctx, 1, 0); /* 00000007 STENCIL_BACK_FUNC_FUNC */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_BACK_FUNC_MASK */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_BACK_FUNC_REF */ xf_emit(ctx, 2, 0); /* ffffffff DEPTH_BOUNDS */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_BOUNDS_EN */ xf_emit(ctx, 1, 0); /* 00000007 DEPTH_TEST_FUNC */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_TEST_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_WRITE_ENABLE */ xf_emit(ctx, 1, 0); /* 0000000f */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK0FB0 */ xf_emit(ctx, 1, 0); /* 00000007 STENCIL_FRONT_FUNC_FUNC */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_FRONT_FUNC_MASK */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_FRONT_FUNC_REF */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_FRONT_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_BACK_ENABLE */ xf_emit(ctx, 1, 0x10); /* 7f/ff VIEW_VOLUME_CLIP_CTRL */ xf_emit(ctx, 0x10, 0); /* ffffffff DEPTH_RANGE_NEAR */ xf_emit(ctx, 0x10, 0x3f800000); /* ffffffff DEPTH_RANGE_FAR */ xf_emit(ctx, 1, 0); /* 0000000f ZETA_FORMAT */ xf_emit(ctx, 1, 0); /* 00000007 MULTISAMPLE_SAMPLES_LOG2 */ xf_emit(ctx, 1, 0); /* 00000007 STENCIL_BACK_FUNC_FUNC */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_BACK_FUNC_MASK */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_BACK_FUNC_REF */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_BACK_MASK */ xf_emit(ctx, 3, 0); /* 00000007 STENCIL_BACK_OP_FAIL, ZFAIL, ZPASS */ xf_emit(ctx, 2, 0); /* ffffffff DEPTH_BOUNDS */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_BOUNDS_EN */ xf_emit(ctx, 1, 0); /* 00000007 DEPTH_TEST_FUNC */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_TEST_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_WRITE_ENABLE */ xf_emit(ctx, 1, 0); /* 000000ff CLEAR_STENCIL */ xf_emit(ctx, 1, 0); /* 00000007 STENCIL_FRONT_FUNC_FUNC */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_FRONT_FUNC_MASK */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_FRONT_FUNC_REF */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_FRONT_MASK */ xf_emit(ctx, 3, 0); /* 00000007 STENCIL_FRONT_OP_FAIL, ZFAIL, ZPASS */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_FRONT_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_BACK_ENABLE */ xf_emit(ctx, 1, 0x10); /* 7f/ff VIEW_VOLUME_CLIP_CTRL */ xf_emit(ctx, 1, 0); /* 0000000f ZETA_FORMAT */ xf_emit(ctx, 1, 0x3f); /* 0000003f UNK1590 */ xf_emit(ctx, 1, 0); /* 00000007 MULTISAMPLE_SAMPLES_LOG2 */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1534 */ xf_emit(ctx, 2, 0); /* ffff0ff3, ffff */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK0FB0 */ xf_emit(ctx, 1, 0); /* 0001ffff GP_BUILTIN_RESULT_EN */ xf_emit(ctx, 1, 1); /* 00000001 tesla UNK15B4 */ xf_emit(ctx, 1, 0); /* 0000000f ZETA_FORMAT */ xf_emit(ctx, 1, 1); /* 00000001 ZETA_ENABLE */ xf_emit(ctx, 1, 0); /* ffffffff CLEAR_DEPTH */ xf_emit(ctx, 1, 1); /* 00000001 tesla UNK19CC */ if (device->chipset >= 0xa0) { xf_emit(ctx, 2, 0); xf_emit(ctx, 1, 0x1001); xf_emit(ctx, 0xb, 0); } else { xf_emit(ctx, 1, 0); /* 00000007 */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1534 */ xf_emit(ctx, 1, 0); /* 00000007 MULTISAMPLE_SAMPLES_LOG2 */ xf_emit(ctx, 8, 0); /* 00000001 BLEND_ENABLE */ xf_emit(ctx, 1, 0); /* ffff0ff3 */ } xf_emit(ctx, 1, 0x11); /* 3f/7f RT_FORMAT */ xf_emit(ctx, 7, 0); /* 3f/7f RT_FORMAT */ xf_emit(ctx, 1, 0xf); /* 0000000f COLOR_MASK */ xf_emit(ctx, 7, 0); /* 0000000f COLOR_MASK */ xf_emit(ctx, 1, 0x11); /* 3f/7f */ xf_emit(ctx, 1, 0); /* 00000001 LOGIC_OP_ENABLE */ if (device->chipset != 0x50) { xf_emit(ctx, 1, 0); /* 0000000f LOGIC_OP */ xf_emit(ctx, 1, 0); /* 000000ff */ } xf_emit(ctx, 1, 0); /* 00000007 OPERATION */ xf_emit(ctx, 1, 0); /* ff/3ff */ xf_emit(ctx, 1, 0); /* 00000003 UNK0F90 */ xf_emit(ctx, 2, 1); /* 00000007 BLEND_EQUATION_RGB, ALPHA */ xf_emit(ctx, 1, 1); /* 00000001 UNK133C */ xf_emit(ctx, 1, 2); /* 0000001f BLEND_FUNC_SRC_RGB */ xf_emit(ctx, 1, 1); /* 0000001f BLEND_FUNC_DST_RGB */ xf_emit(ctx, 1, 2); /* 0000001f BLEND_FUNC_SRC_ALPHA */ xf_emit(ctx, 1, 1); /* 0000001f BLEND_FUNC_DST_ALPHA */ xf_emit(ctx, 1, 0); /* 00000001 */ xf_emit(ctx, 1, magic2); /* 001fffff tesla UNK0F78 */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A3C */ xf_emit(ctx, 1, 0x0fac6881); /* 0fffffff RT_CONTROL */ if (IS_NVA3F(device->chipset)) { xf_emit(ctx, 1, 0); /* 00000001 tesla UNK12E4 */ xf_emit(ctx, 8, 1); /* 00000007 IBLEND_EQUATION_RGB */ xf_emit(ctx, 8, 1); /* 00000007 IBLEND_EQUATION_ALPHA */ xf_emit(ctx, 8, 1); /* 00000001 IBLEND_UNK00 */ xf_emit(ctx, 8, 2); /* 0000001f IBLEND_FUNC_SRC_RGB */ xf_emit(ctx, 8, 1); /* 0000001f IBLEND_FUNC_DST_RGB */ xf_emit(ctx, 8, 2); /* 0000001f IBLEND_FUNC_SRC_ALPHA */ xf_emit(ctx, 8, 1); /* 0000001f IBLEND_FUNC_DST_ALPHA */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1140 */ xf_emit(ctx, 2, 0); /* 00000001 */ xf_emit(ctx, 1, 1); /* 0000001f tesla UNK169C */ xf_emit(ctx, 1, 0); /* 0000000f */ xf_emit(ctx, 1, 0); /* 00000003 */ xf_emit(ctx, 1, 0); /* ffffffff */ xf_emit(ctx, 2, 0); /* 00000001 */ xf_emit(ctx, 1, 1); /* 0000001f tesla UNK169C */ xf_emit(ctx, 1, 0); /* 00000001 */ xf_emit(ctx, 1, 0); /* 000003ff */ } else if (device->chipset >= 0xa0) { xf_emit(ctx, 2, 0); /* 00000001 */ xf_emit(ctx, 1, 0); /* 00000007 */ xf_emit(ctx, 1, 0); /* 00000003 */ xf_emit(ctx, 1, 0); /* ffffffff */ xf_emit(ctx, 2, 0); /* 00000001 */ } else { xf_emit(ctx, 1, 0); /* 00000007 MULTISAMPLE_SAMPLES_LOG2 */ xf_emit(ctx, 1, 0); /* 00000003 tesla UNK1430 */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A3C */ } xf_emit(ctx, 4, 0); /* ffffffff CLEAR_COLOR */ xf_emit(ctx, 4, 0); /* ffffffff BLEND_COLOR A R G B */ xf_emit(ctx, 1, 0); /* 00000fff eng2d UNK2B0 */ if (device->chipset >= 0xa0) xf_emit(ctx, 2, 0); /* 00000001 */ xf_emit(ctx, 1, 0); /* 000003ff */ xf_emit(ctx, 8, 0); /* 00000001 BLEND_ENABLE */ xf_emit(ctx, 1, 1); /* 00000001 UNK133C */ xf_emit(ctx, 1, 2); /* 0000001f BLEND_FUNC_SRC_RGB */ xf_emit(ctx, 1, 1); /* 0000001f BLEND_FUNC_DST_RGB */ xf_emit(ctx, 1, 1); /* 00000007 BLEND_EQUATION_RGB */ xf_emit(ctx, 1, 2); /* 0000001f BLEND_FUNC_SRC_ALPHA */ xf_emit(ctx, 1, 1); /* 0000001f BLEND_FUNC_DST_ALPHA */ xf_emit(ctx, 1, 1); /* 00000007 BLEND_EQUATION_ALPHA */ xf_emit(ctx, 1, 0); /* 00000001 UNK19C0 */ xf_emit(ctx, 1, 0); /* 00000001 LOGIC_OP_ENABLE */ xf_emit(ctx, 1, 0); /* 0000000f LOGIC_OP */ if (device->chipset >= 0xa0) xf_emit(ctx, 1, 0); /* 00000001 UNK12E4? NVA3+ only? */ if (IS_NVA3F(device->chipset)) { xf_emit(ctx, 8, 1); /* 00000001 IBLEND_UNK00 */ xf_emit(ctx, 8, 1); /* 00000007 IBLEND_EQUATION_RGB */ xf_emit(ctx, 8, 2); /* 0000001f IBLEND_FUNC_SRC_RGB */ xf_emit(ctx, 8, 1); /* 0000001f IBLEND_FUNC_DST_RGB */ xf_emit(ctx, 8, 1); /* 00000007 IBLEND_EQUATION_ALPHA */ xf_emit(ctx, 8, 2); /* 0000001f IBLEND_FUNC_SRC_ALPHA */ xf_emit(ctx, 8, 1); /* 0000001f IBLEND_FUNC_DST_ALPHA */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK15C4 */ xf_emit(ctx, 1, 0); /* 00000001 */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1140 */ } xf_emit(ctx, 1, 0x11); /* 3f/7f DST_FORMAT */ xf_emit(ctx, 1, 1); /* 00000001 DST_LINEAR */ xf_emit(ctx, 1, 0); /* 00000007 PATTERN_COLOR_FORMAT */ xf_emit(ctx, 2, 0); /* ffffffff PATTERN_MONO_COLOR */ xf_emit(ctx, 1, 0); /* 00000001 PATTERN_MONO_FORMAT */ xf_emit(ctx, 2, 0); /* ffffffff PATTERN_MONO_BITMAP */ xf_emit(ctx, 1, 0); /* 00000003 PATTERN_SELECT */ xf_emit(ctx, 1, 0); /* 000000ff ROP */ xf_emit(ctx, 1, 0); /* ffffffff BETA1 */ xf_emit(ctx, 1, 0); /* ffffffff BETA4 */ xf_emit(ctx, 1, 0); /* 00000007 OPERATION */ xf_emit(ctx, 0x50, 0); /* 10x ffffff, ffffff, ffffff, ffffff, 3 PATTERN */ } static void nv50_gr_construct_xfer_unk84xx(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; int magic3; switch (device->chipset) { case 0x50: magic3 = 0x1000; break; case 0x86: case 0x98: case 0xa8: case 0xaa: case 0xac: case 0xaf: magic3 = 0x1e00; break; default: magic3 = 0; } xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 4); /* 7f/ff[NVA0+] VP_REG_ALLOC_RESULT */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ xf_emit(ctx, 1, 0); /* 111/113[NVA0+] */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 0x1f, 0); /* ffffffff */ else if (device->chipset >= 0xa0) xf_emit(ctx, 0x0f, 0); /* ffffffff */ else xf_emit(ctx, 0x10, 0); /* fffffff VP_RESULT_MAP_1 up */ xf_emit(ctx, 2, 0); /* f/1f[NVA3], fffffff/ffffffff[NVA0+] */ xf_emit(ctx, 1, 4); /* 7f/ff VP_REG_ALLOC_RESULT */ xf_emit(ctx, 1, 4); /* 7f/ff VP_RESULT_MAP_SIZE */ if (device->chipset >= 0xa0) xf_emit(ctx, 1, 0x03020100); /* ffffffff */ else xf_emit(ctx, 1, 0x00608080); /* fffffff VP_RESULT_MAP_0 */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ xf_emit(ctx, 2, 0); /* 111/113, 7f/ff */ xf_emit(ctx, 1, 4); /* 7f/ff VP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 4); /* 000000ff GP_REG_ALLOC_RESULT */ xf_emit(ctx, 1, 4); /* 000000ff GP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 0x80); /* 0000ffff GP_VERTEX_OUTPUT_COUNT */ if (magic3) xf_emit(ctx, 1, magic3); /* 00007fff tesla UNK141C */ xf_emit(ctx, 1, 4); /* 7f/ff VP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ xf_emit(ctx, 1, 0); /* 111/113 */ xf_emit(ctx, 0x1f, 0); /* ffffffff GP_RESULT_MAP_1 up */ xf_emit(ctx, 1, 0); /* 0000001f */ xf_emit(ctx, 1, 0); /* ffffffff */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 4); /* 000000ff GP_REG_ALLOC_RESULT */ xf_emit(ctx, 1, 0x80); /* 0000ffff GP_VERTEX_OUTPUT_COUNT */ xf_emit(ctx, 1, 4); /* 000000ff GP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 0x03020100); /* ffffffff GP_RESULT_MAP_0 */ xf_emit(ctx, 1, 3); /* 00000003 GP_OUTPUT_PRIMITIVE_TYPE */ if (magic3) xf_emit(ctx, 1, magic3); /* 7fff tesla UNK141C */ xf_emit(ctx, 1, 4); /* 7f/ff VP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 0); /* 00000001 PROVOKING_VERTEX_LAST */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ xf_emit(ctx, 1, 0); /* 111/113 */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 4); /* 000000ff GP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 3); /* 00000003 GP_OUTPUT_PRIMITIVE_TYPE */ xf_emit(ctx, 1, 0); /* 00000001 PROVOKING_VERTEX_LAST */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ xf_emit(ctx, 1, 0); /* 00000003 tesla UNK13A0 */ xf_emit(ctx, 1, 4); /* 7f/ff VP_REG_ALLOC_RESULT */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ xf_emit(ctx, 1, 0); /* 111/113 */ if (device->chipset == 0x94 || device->chipset == 0x96) xf_emit(ctx, 0x1020, 0); /* 4 x (0x400 x 0xffffffff, ff, 0, 0, 0, 4 x ffffffff) */ else if (device->chipset < 0xa0) xf_emit(ctx, 0xa20, 0); /* 4 x (0x280 x 0xffffffff, ff, 0, 0, 0, 4 x ffffffff) */ else if (!IS_NVA3F(device->chipset)) xf_emit(ctx, 0x210, 0); /* ffffffff */ else xf_emit(ctx, 0x410, 0); /* ffffffff */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 4); /* 000000ff GP_RESULT_MAP_SIZE */ xf_emit(ctx, 1, 3); /* 00000003 GP_OUTPUT_PRIMITIVE_TYPE */ xf_emit(ctx, 1, 0); /* 00000001 PROVOKING_VERTEX_LAST */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ } static void nv50_gr_construct_xfer_tprop(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; int magic1, magic2; if (device->chipset == 0x50) { magic1 = 0x3ff; magic2 = 0x00003e60; } else if (!IS_NVA3F(device->chipset)) { magic1 = 0x7ff; magic2 = 0x001ffe67; } else { magic1 = 0x7ff; magic2 = 0x00087e67; } xf_emit(ctx, 1, 0); /* 00000007 ALPHA_TEST_FUNC */ xf_emit(ctx, 1, 0); /* ffffffff ALPHA_TEST_REF */ xf_emit(ctx, 1, 0); /* 00000001 ALPHA_TEST_ENABLE */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 1, 1); /* 0000000f UNK16A0 */ xf_emit(ctx, 1, 0); /* 7/f MULTISAMPLE_SAMPLES_LOG2 */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1534 */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_BACK_MASK */ xf_emit(ctx, 3, 0); /* 00000007 STENCIL_BACK_OP_FAIL, ZFAIL, ZPASS */ xf_emit(ctx, 4, 0); /* ffffffff BLEND_COLOR */ xf_emit(ctx, 1, 0); /* 00000001 UNK19C0 */ xf_emit(ctx, 1, 0); /* 00000001 UNK0FDC */ xf_emit(ctx, 1, 0xf); /* 0000000f COLOR_MASK */ xf_emit(ctx, 7, 0); /* 0000000f COLOR_MASK */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_TEST_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_WRITE_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 LOGIC_OP_ENABLE */ xf_emit(ctx, 1, 0); /* ff[NV50]/3ff[NV84+] */ xf_emit(ctx, 1, 4); /* 00000007 FP_CONTROL */ xf_emit(ctx, 4, 0xffff); /* 0000ffff MSAA_MASK */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_FRONT_MASK */ xf_emit(ctx, 3, 0); /* 00000007 STENCIL_FRONT_OP_FAIL, ZFAIL, ZPASS */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_FRONT_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_BACK_ENABLE */ xf_emit(ctx, 2, 0); /* 00007fff WINDOW_OFFSET_XY */ xf_emit(ctx, 1, 1); /* 00000001 tesla UNK19CC */ xf_emit(ctx, 1, 0); /* 7 */ xf_emit(ctx, 1, 0); /* 00000001 SAMPLECNT_ENABLE */ xf_emit(ctx, 1, 0); /* 0000000f ZETA_FORMAT */ xf_emit(ctx, 1, 1); /* 00000001 ZETA_ENABLE */ xf_emit(ctx, 1, 0); /* ffffffff COLOR_KEY */ xf_emit(ctx, 1, 0); /* 00000001 COLOR_KEY_ENABLE */ xf_emit(ctx, 1, 0); /* 00000007 COLOR_KEY_FORMAT */ xf_emit(ctx, 2, 0); /* ffffffff SIFC_BITMAP_COLOR */ xf_emit(ctx, 1, 1); /* 00000001 SIFC_BITMAP_WRITE_BIT0_ENABLE */ xf_emit(ctx, 1, 0); /* 00000007 ALPHA_TEST_FUNC */ xf_emit(ctx, 1, 0); /* 00000001 ALPHA_TEST_ENABLE */ if (IS_NVA3F(device->chipset)) { xf_emit(ctx, 1, 3); /* 00000003 tesla UNK16B4 */ xf_emit(ctx, 1, 0); /* 00000003 */ xf_emit(ctx, 1, 0); /* 00000003 tesla UNK1298 */ } else if (device->chipset >= 0xa0) { xf_emit(ctx, 1, 1); /* 00000001 tesla UNK16B4 */ xf_emit(ctx, 1, 0); /* 00000003 */ } else { xf_emit(ctx, 1, 0); /* 00000003 MULTISAMPLE_CTRL */ } xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1534 */ xf_emit(ctx, 8, 0); /* 00000001 BLEND_ENABLE */ xf_emit(ctx, 1, 1); /* 0000001f BLEND_FUNC_DST_ALPHA */ xf_emit(ctx, 1, 1); /* 00000007 BLEND_EQUATION_ALPHA */ xf_emit(ctx, 1, 2); /* 0000001f BLEND_FUNC_SRC_ALPHA */ xf_emit(ctx, 1, 1); /* 0000001f BLEND_FUNC_DST_RGB */ xf_emit(ctx, 1, 1); /* 00000007 BLEND_EQUATION_RGB */ xf_emit(ctx, 1, 2); /* 0000001f BLEND_FUNC_SRC_RGB */ if (IS_NVA3F(device->chipset)) { xf_emit(ctx, 1, 0); /* 00000001 UNK12E4 */ xf_emit(ctx, 8, 1); /* 00000007 IBLEND_EQUATION_RGB */ xf_emit(ctx, 8, 1); /* 00000007 IBLEND_EQUATION_ALPHA */ xf_emit(ctx, 8, 1); /* 00000001 IBLEND_UNK00 */ xf_emit(ctx, 8, 2); /* 0000001f IBLEND_SRC_RGB */ xf_emit(ctx, 8, 1); /* 0000001f IBLEND_DST_RGB */ xf_emit(ctx, 8, 2); /* 0000001f IBLEND_SRC_ALPHA */ xf_emit(ctx, 8, 1); /* 0000001f IBLEND_DST_ALPHA */ xf_emit(ctx, 1, 0); /* 00000001 UNK1140 */ } xf_emit(ctx, 1, 1); /* 00000001 UNK133C */ xf_emit(ctx, 1, 0); /* ffff0ff3 */ xf_emit(ctx, 1, 0x11); /* 3f/7f RT_FORMAT */ xf_emit(ctx, 7, 0); /* 3f/7f RT_FORMAT */ xf_emit(ctx, 1, 0x0fac6881); /* 0fffffff RT_CONTROL */ xf_emit(ctx, 1, 0); /* 00000001 LOGIC_OP_ENABLE */ xf_emit(ctx, 1, 0); /* ff/3ff */ xf_emit(ctx, 1, 4); /* 00000007 FP_CONTROL */ xf_emit(ctx, 1, 0); /* 00000003 UNK0F90 */ xf_emit(ctx, 1, 0); /* 00000001 FRAMEBUFFER_SRGB */ xf_emit(ctx, 1, 0); /* 7 */ xf_emit(ctx, 1, 0x11); /* 3f/7f DST_FORMAT */ xf_emit(ctx, 1, 1); /* 00000001 DST_LINEAR */ xf_emit(ctx, 1, 0); /* 00000007 OPERATION */ xf_emit(ctx, 1, 0xcf); /* 000000ff SIFC_FORMAT */ xf_emit(ctx, 1, 0xcf); /* 000000ff DRAW_COLOR_FORMAT */ xf_emit(ctx, 1, 0xcf); /* 000000ff SRC_FORMAT */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 1, 1); /* 0000001f tesla UNK169C */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A3C */ xf_emit(ctx, 1, 0); /* 7/f[NVA3] MULTISAMPLE_SAMPLES_LOG2 */ xf_emit(ctx, 8, 0); /* 00000001 BLEND_ENABLE */ xf_emit(ctx, 1, 1); /* 0000001f BLEND_FUNC_DST_ALPHA */ xf_emit(ctx, 1, 1); /* 00000007 BLEND_EQUATION_ALPHA */ xf_emit(ctx, 1, 2); /* 0000001f BLEND_FUNC_SRC_ALPHA */ xf_emit(ctx, 1, 1); /* 0000001f BLEND_FUNC_DST_RGB */ xf_emit(ctx, 1, 1); /* 00000007 BLEND_EQUATION_RGB */ xf_emit(ctx, 1, 2); /* 0000001f BLEND_FUNC_SRC_RGB */ xf_emit(ctx, 1, 1); /* 00000001 UNK133C */ xf_emit(ctx, 1, 0); /* ffff0ff3 */ xf_emit(ctx, 8, 1); /* 00000001 UNK19E0 */ xf_emit(ctx, 1, 0x11); /* 3f/7f RT_FORMAT */ xf_emit(ctx, 7, 0); /* 3f/7f RT_FORMAT */ xf_emit(ctx, 1, 0x0fac6881); /* 0fffffff RT_CONTROL */ xf_emit(ctx, 1, 0xf); /* 0000000f COLOR_MASK */ xf_emit(ctx, 7, 0); /* 0000000f COLOR_MASK */ xf_emit(ctx, 1, magic2); /* 001fffff tesla UNK0F78 */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_BOUNDS_EN */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_TEST_ENABLE */ xf_emit(ctx, 1, 0x11); /* 3f/7f DST_FORMAT */ xf_emit(ctx, 1, 1); /* 00000001 DST_LINEAR */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 1, 1); /* 0000001f tesla UNK169C */ if (device->chipset == 0x50) xf_emit(ctx, 1, 0); /* ff */ else xf_emit(ctx, 3, 0); /* 1, 7, 3ff */ xf_emit(ctx, 1, 4); /* 00000007 FP_CONTROL */ xf_emit(ctx, 1, 0); /* 00000003 UNK0F90 */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_FRONT_ENABLE */ xf_emit(ctx, 1, 0); /* 00000007 */ xf_emit(ctx, 1, 0); /* 00000001 SAMPLECNT_ENABLE */ xf_emit(ctx, 1, 0); /* 0000000f ZETA_FORMAT */ xf_emit(ctx, 1, 1); /* 00000001 ZETA_ENABLE */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A3C */ xf_emit(ctx, 1, 0); /* 7/f MULTISAMPLE_SAMPLES_LOG2 */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1534 */ xf_emit(ctx, 1, 0); /* ffff0ff3 */ xf_emit(ctx, 1, 0x11); /* 3f/7f RT_FORMAT */ xf_emit(ctx, 7, 0); /* 3f/7f RT_FORMAT */ xf_emit(ctx, 1, 0x0fac6881); /* 0fffffff RT_CONTROL */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_BOUNDS_EN */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_TEST_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_WRITE_ENABLE */ xf_emit(ctx, 1, 0x11); /* 3f/7f DST_FORMAT */ xf_emit(ctx, 1, 1); /* 00000001 DST_LINEAR */ xf_emit(ctx, 1, 0); /* 000fffff BLIT_DU_DX_FRACT */ xf_emit(ctx, 1, 1); /* 0001ffff BLIT_DU_DX_INT */ xf_emit(ctx, 1, 0); /* 000fffff BLIT_DV_DY_FRACT */ xf_emit(ctx, 1, 1); /* 0001ffff BLIT_DV_DY_INT */ xf_emit(ctx, 1, 0); /* ff/3ff */ xf_emit(ctx, 1, magic1); /* 3ff/7ff tesla UNK0D68 */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_FRONT_ENABLE */ xf_emit(ctx, 1, 1); /* 00000001 tesla UNK15B4 */ xf_emit(ctx, 1, 0); /* 0000000f ZETA_FORMAT */ xf_emit(ctx, 1, 1); /* 00000001 ZETA_ENABLE */ xf_emit(ctx, 1, 0); /* 00000007 */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A3C */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 1, 1); /* 0000001f tesla UNK169C */ xf_emit(ctx, 8, 0); /* 0000ffff DMA_COLOR */ xf_emit(ctx, 1, 0); /* 0000ffff DMA_GLOBAL */ xf_emit(ctx, 1, 0); /* 0000ffff DMA_LOCAL */ xf_emit(ctx, 1, 0); /* 0000ffff DMA_STACK */ xf_emit(ctx, 1, 0); /* ff/3ff */ xf_emit(ctx, 1, 0); /* 0000ffff DMA_DST */ xf_emit(ctx, 1, 0); /* 7 */ xf_emit(ctx, 1, 0); /* 7/f MULTISAMPLE_SAMPLES_LOG2 */ xf_emit(ctx, 1, 0); /* ffff0ff3 */ xf_emit(ctx, 8, 0); /* 000000ff RT_ADDRESS_HIGH */ xf_emit(ctx, 8, 0); /* ffffffff RT_LAYER_STRIDE */ xf_emit(ctx, 8, 0); /* ffffffff RT_ADDRESS_LOW */ xf_emit(ctx, 8, 8); /* 0000007f RT_TILE_MODE */ xf_emit(ctx, 1, 0x11); /* 3f/7f RT_FORMAT */ xf_emit(ctx, 7, 0); /* 3f/7f RT_FORMAT */ xf_emit(ctx, 1, 0x0fac6881); /* 0fffffff RT_CONTROL */ xf_emit(ctx, 8, 0x400); /* 0fffffff RT_HORIZ */ xf_emit(ctx, 8, 0x300); /* 0000ffff RT_VERT */ xf_emit(ctx, 1, 1); /* 00001fff RT_ARRAY_MODE */ xf_emit(ctx, 1, 0xf); /* 0000000f COLOR_MASK */ xf_emit(ctx, 7, 0); /* 0000000f COLOR_MASK */ xf_emit(ctx, 1, 0x20); /* 00000fff DST_TILE_MODE */ xf_emit(ctx, 1, 0x11); /* 3f/7f DST_FORMAT */ xf_emit(ctx, 1, 0x100); /* 0001ffff DST_HEIGHT */ xf_emit(ctx, 1, 0); /* 000007ff DST_LAYER */ xf_emit(ctx, 1, 1); /* 00000001 DST_LINEAR */ xf_emit(ctx, 1, 0); /* ffffffff DST_ADDRESS_LOW */ xf_emit(ctx, 1, 0); /* 000000ff DST_ADDRESS_HIGH */ xf_emit(ctx, 1, 0x40); /* 0007ffff DST_PITCH */ xf_emit(ctx, 1, 0x100); /* 0001ffff DST_WIDTH */ xf_emit(ctx, 1, 0); /* 0000ffff */ xf_emit(ctx, 1, 3); /* 00000003 tesla UNK15AC */ xf_emit(ctx, 1, 0); /* ff/3ff */ xf_emit(ctx, 1, 0); /* 0001ffff GP_BUILTIN_RESULT_EN */ xf_emit(ctx, 1, 0); /* 00000003 UNK0F90 */ xf_emit(ctx, 1, 0); /* 00000007 */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 1, 1); /* 0000001f tesla UNK169C */ xf_emit(ctx, 1, magic2); /* 001fffff tesla UNK0F78 */ xf_emit(ctx, 1, 0); /* 7/f MULTISAMPLE_SAMPLES_LOG2 */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1534 */ xf_emit(ctx, 1, 0); /* ffff0ff3 */ xf_emit(ctx, 1, 2); /* 00000003 tesla UNK143C */ xf_emit(ctx, 1, 0x0fac6881); /* 0fffffff RT_CONTROL */ xf_emit(ctx, 1, 0); /* 0000ffff DMA_ZETA */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_BOUNDS_EN */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_TEST_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_WRITE_ENABLE */ xf_emit(ctx, 2, 0); /* ffff, ff/3ff */ xf_emit(ctx, 1, 0); /* 0001ffff GP_BUILTIN_RESULT_EN */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_FRONT_ENABLE */ xf_emit(ctx, 1, 0); /* 000000ff STENCIL_FRONT_MASK */ xf_emit(ctx, 1, 1); /* 00000001 tesla UNK15B4 */ xf_emit(ctx, 1, 0); /* 00000007 */ xf_emit(ctx, 1, 0); /* ffffffff ZETA_LAYER_STRIDE */ xf_emit(ctx, 1, 0); /* 000000ff ZETA_ADDRESS_HIGH */ xf_emit(ctx, 1, 0); /* ffffffff ZETA_ADDRESS_LOW */ xf_emit(ctx, 1, 4); /* 00000007 ZETA_TILE_MODE */ xf_emit(ctx, 1, 0); /* 0000000f ZETA_FORMAT */ xf_emit(ctx, 1, 1); /* 00000001 ZETA_ENABLE */ xf_emit(ctx, 1, 0x400); /* 0fffffff ZETA_HORIZ */ xf_emit(ctx, 1, 0x300); /* 0000ffff ZETA_VERT */ xf_emit(ctx, 1, 0x1001); /* 00001fff ZETA_ARRAY_MODE */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A3C */ xf_emit(ctx, 1, 0); /* 7/f MULTISAMPLE_SAMPLES_LOG2 */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 1, 0); /* 00000001 */ xf_emit(ctx, 1, 0); /* ffff0ff3 */ xf_emit(ctx, 1, 0x11); /* 3f/7f RT_FORMAT */ xf_emit(ctx, 7, 0); /* 3f/7f RT_FORMAT */ xf_emit(ctx, 1, 0x0fac6881); /* 0fffffff RT_CONTROL */ xf_emit(ctx, 1, 0xf); /* 0000000f COLOR_MASK */ xf_emit(ctx, 7, 0); /* 0000000f COLOR_MASK */ xf_emit(ctx, 1, 0); /* ff/3ff */ xf_emit(ctx, 8, 0); /* 00000001 BLEND_ENABLE */ xf_emit(ctx, 1, 0); /* 00000003 UNK0F90 */ xf_emit(ctx, 1, 0); /* 00000001 FRAMEBUFFER_SRGB */ xf_emit(ctx, 1, 0); /* 7 */ xf_emit(ctx, 1, 0); /* 00000001 LOGIC_OP_ENABLE */ if (IS_NVA3F(device->chipset)) { xf_emit(ctx, 1, 0); /* 00000001 UNK1140 */ xf_emit(ctx, 1, 1); /* 0000001f tesla UNK169C */ } xf_emit(ctx, 1, 0); /* 7/f MULTISAMPLE_SAMPLES_LOG2 */ xf_emit(ctx, 1, 0); /* 00000001 UNK1534 */ xf_emit(ctx, 1, 0); /* ffff0ff3 */ if (device->chipset >= 0xa0) xf_emit(ctx, 1, 0x0fac6881); /* fffffff */ xf_emit(ctx, 1, magic2); /* 001fffff tesla UNK0F78 */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_BOUNDS_EN */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_TEST_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_WRITE_ENABLE */ xf_emit(ctx, 1, 0x11); /* 3f/7f DST_FORMAT */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK0FB0 */ xf_emit(ctx, 1, 0); /* ff/3ff */ xf_emit(ctx, 1, 4); /* 00000007 FP_CONTROL */ xf_emit(ctx, 1, 0); /* 00000001 STENCIL_FRONT_ENABLE */ xf_emit(ctx, 1, 1); /* 00000001 tesla UNK15B4 */ xf_emit(ctx, 1, 1); /* 00000001 tesla UNK19CC */ xf_emit(ctx, 1, 0); /* 00000007 */ xf_emit(ctx, 1, 0); /* 00000001 SAMPLECNT_ENABLE */ xf_emit(ctx, 1, 0); /* 0000000f ZETA_FORMAT */ xf_emit(ctx, 1, 1); /* 00000001 ZETA_ENABLE */ if (IS_NVA3F(device->chipset)) { xf_emit(ctx, 1, 1); /* 0000001f tesla UNK169C */ xf_emit(ctx, 1, 0); /* 0000000f tesla UNK15C8 */ } xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A3C */ if (device->chipset >= 0xa0) { xf_emit(ctx, 3, 0); /* 7/f, 1, ffff0ff3 */ xf_emit(ctx, 1, 0xfac6881); /* fffffff */ xf_emit(ctx, 4, 0); /* 1, 1, 1, 3ff */ xf_emit(ctx, 1, 4); /* 7 */ xf_emit(ctx, 1, 0); /* 1 */ xf_emit(ctx, 2, 1); /* 1 */ xf_emit(ctx, 2, 0); /* 7, f */ xf_emit(ctx, 1, 1); /* 1 */ xf_emit(ctx, 1, 0); /* 7/f */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 0x9, 0); /* 1 */ else xf_emit(ctx, 0x8, 0); /* 1 */ xf_emit(ctx, 1, 0); /* ffff0ff3 */ xf_emit(ctx, 8, 1); /* 1 */ xf_emit(ctx, 1, 0x11); /* 7f */ xf_emit(ctx, 7, 0); /* 7f */ xf_emit(ctx, 1, 0xfac6881); /* fffffff */ xf_emit(ctx, 1, 0xf); /* f */ xf_emit(ctx, 7, 0); /* f */ xf_emit(ctx, 1, 0x11); /* 7f */ xf_emit(ctx, 1, 1); /* 1 */ xf_emit(ctx, 5, 0); /* 1, 7, 3ff, 3, 7 */ if (IS_NVA3F(device->chipset)) { xf_emit(ctx, 1, 0); /* 00000001 UNK1140 */ xf_emit(ctx, 1, 1); /* 0000001f tesla UNK169C */ } } } static void nv50_gr_construct_xfer_tex(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; xf_emit(ctx, 2, 0); /* 1 LINKED_TSC. yes, 2. */ if (device->chipset != 0x50) xf_emit(ctx, 1, 0); /* 3 */ xf_emit(ctx, 1, 1); /* 1ffff BLIT_DU_DX_INT */ xf_emit(ctx, 1, 0); /* fffff BLIT_DU_DX_FRACT */ xf_emit(ctx, 1, 1); /* 1ffff BLIT_DV_DY_INT */ xf_emit(ctx, 1, 0); /* fffff BLIT_DV_DY_FRACT */ if (device->chipset == 0x50) xf_emit(ctx, 1, 0); /* 3 BLIT_CONTROL */ else xf_emit(ctx, 2, 0); /* 3ff, 1 */ xf_emit(ctx, 1, 0x2a712488); /* ffffffff SRC_TIC_0 */ xf_emit(ctx, 1, 0); /* ffffffff SRC_TIC_1 */ xf_emit(ctx, 1, 0x4085c000); /* ffffffff SRC_TIC_2 */ xf_emit(ctx, 1, 0x40); /* ffffffff SRC_TIC_3 */ xf_emit(ctx, 1, 0x100); /* ffffffff SRC_TIC_4 */ xf_emit(ctx, 1, 0x10100); /* ffffffff SRC_TIC_5 */ xf_emit(ctx, 1, 0x02800000); /* ffffffff SRC_TIC_6 */ xf_emit(ctx, 1, 0); /* ffffffff SRC_TIC_7 */ if (device->chipset == 0x50) { xf_emit(ctx, 1, 0); /* 00000001 turing UNK358 */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A34? */ xf_emit(ctx, 1, 0); /* 00000003 turing UNK37C tesla UNK1690 */ xf_emit(ctx, 1, 0); /* 00000003 BLIT_CONTROL */ xf_emit(ctx, 1, 0); /* 00000001 turing UNK32C tesla UNK0F94 */ } else if (!IS_NVAAF(device->chipset)) { xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A34? */ xf_emit(ctx, 1, 0); /* 00000003 */ xf_emit(ctx, 1, 0); /* 000003ff */ xf_emit(ctx, 1, 0); /* 00000003 */ xf_emit(ctx, 1, 0); /* 000003ff */ xf_emit(ctx, 1, 0); /* 00000003 tesla UNK1664 / turing UNK03E8 */ xf_emit(ctx, 1, 0); /* 00000003 */ xf_emit(ctx, 1, 0); /* 000003ff */ } else { xf_emit(ctx, 0x6, 0); } xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A34 */ xf_emit(ctx, 1, 0); /* 0000ffff DMA_TEXTURE */ xf_emit(ctx, 1, 0); /* 0000ffff DMA_SRC */ } static void nv50_gr_construct_xfer_unk8cxx(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; xf_emit(ctx, 1, 0); /* 00000001 UNK1534 */ xf_emit(ctx, 1, 0); /* 7/f MULTISAMPLE_SAMPLES_LOG2 */ xf_emit(ctx, 2, 0); /* 7, ffff0ff3 */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_TEST_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_WRITE */ xf_emit(ctx, 1, 0x04e3bfdf); /* ffffffff UNK0D64 */ xf_emit(ctx, 1, 0x04e3bfdf); /* ffffffff UNK0DF4 */ xf_emit(ctx, 1, 1); /* 00000001 UNK15B4 */ xf_emit(ctx, 1, 0); /* 00000001 LINE_STIPPLE_ENABLE */ xf_emit(ctx, 1, 0x00ffff00); /* 00ffffff LINE_STIPPLE_PATTERN */ xf_emit(ctx, 1, 1); /* 00000001 tesla UNK0F98 */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 1, 1); /* 0000001f tesla UNK169C */ xf_emit(ctx, 1, 0); /* 00000003 tesla UNK1668 */ xf_emit(ctx, 1, 0); /* 00000001 LINE_STIPPLE_ENABLE */ xf_emit(ctx, 1, 0x00ffff00); /* 00ffffff LINE_STIPPLE_PATTERN */ xf_emit(ctx, 1, 0); /* 00000001 POLYGON_SMOOTH_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 UNK1534 */ xf_emit(ctx, 1, 0); /* 7/f MULTISAMPLE_SAMPLES_LOG2 */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1658 */ xf_emit(ctx, 1, 0); /* 00000001 LINE_SMOOTH_ENABLE */ xf_emit(ctx, 1, 0); /* ffff0ff3 */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_TEST_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 DEPTH_WRITE */ xf_emit(ctx, 1, 1); /* 00000001 UNK15B4 */ xf_emit(ctx, 1, 0); /* 00000001 POINT_SPRITE_ENABLE */ xf_emit(ctx, 1, 1); /* 00000001 tesla UNK165C */ xf_emit(ctx, 1, 0x30201000); /* ffffffff tesla UNK1670 */ xf_emit(ctx, 1, 0x70605040); /* ffffffff tesla UNK1670 */ xf_emit(ctx, 1, 0xb8a89888); /* ffffffff tesla UNK1670 */ xf_emit(ctx, 1, 0xf8e8d8c8); /* ffffffff tesla UNK1670 */ xf_emit(ctx, 1, 0); /* 00000001 VERTEX_TWO_SIDE_ENABLE */ xf_emit(ctx, 1, 0x1a); /* 0000001f POLYGON_MODE */ } static void nv50_gr_construct_xfer_tp(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; if (device->chipset < 0xa0) { nv50_gr_construct_xfer_unk84xx(ctx); nv50_gr_construct_xfer_tprop(ctx); nv50_gr_construct_xfer_tex(ctx); nv50_gr_construct_xfer_unk8cxx(ctx); } else { nv50_gr_construct_xfer_tex(ctx); nv50_gr_construct_xfer_tprop(ctx); nv50_gr_construct_xfer_unk8cxx(ctx); nv50_gr_construct_xfer_unk84xx(ctx); } } static void nv50_gr_construct_xfer_mpc(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; int i, mpcnt = 2; switch (device->chipset) { case 0x98: case 0xaa: mpcnt = 1; break; case 0x50: case 0x84: case 0x86: case 0x92: case 0x94: case 0x96: case 0xa8: case 0xac: mpcnt = 2; break; case 0xa0: case 0xa3: case 0xa5: case 0xaf: mpcnt = 3; break; } for (i = 0; i < mpcnt; i++) { xf_emit(ctx, 1, 0); /* ff */ xf_emit(ctx, 1, 0x80); /* ffffffff tesla UNK1404 */ xf_emit(ctx, 1, 0x80007004); /* ffffffff tesla UNK12B0 */ xf_emit(ctx, 1, 0x04000400); /* ffffffff */ if (device->chipset >= 0xa0) xf_emit(ctx, 1, 0xc0); /* 00007fff tesla UNK152C */ xf_emit(ctx, 1, 0x1000); /* 0000ffff tesla UNK0D60 */ xf_emit(ctx, 1, 0); /* ff/3ff */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A30 */ if (device->chipset == 0x86 || device->chipset == 0x98 || device->chipset == 0xa8 || IS_NVAAF(device->chipset)) { xf_emit(ctx, 1, 0xe00); /* 7fff */ xf_emit(ctx, 1, 0x1e00); /* 7fff */ } xf_emit(ctx, 1, 1); /* 000000ff VP_REG_ALLOC_TEMP */ xf_emit(ctx, 1, 0); /* 00000001 LINKED_TSC */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ if (device->chipset == 0x50) xf_emit(ctx, 2, 0x1000); /* 7fff tesla UNK141C */ xf_emit(ctx, 1, 1); /* 000000ff GP_REG_ALLOC_TEMP */ xf_emit(ctx, 1, 0); /* 00000001 GP_ENABLE */ xf_emit(ctx, 1, 4); /* 000000ff FP_REG_ALLOC_TEMP */ xf_emit(ctx, 1, 2); /* 00000003 REG_MODE */ if (IS_NVAAF(device->chipset)) xf_emit(ctx, 0xb, 0); /* RO */ else if (device->chipset >= 0xa0) xf_emit(ctx, 0xc, 0); /* RO */ else xf_emit(ctx, 0xa, 0); /* RO */ } xf_emit(ctx, 1, 0x08100c12); /* 1fffffff FP_INTERPOLANT_CTRL */ xf_emit(ctx, 1, 0); /* ff/3ff */ if (device->chipset >= 0xa0) { xf_emit(ctx, 1, 0x1fe21); /* 0003ffff tesla UNK0FAC */ } xf_emit(ctx, 3, 0); /* 7fff, 0, 0 */ xf_emit(ctx, 1, 0); /* 00000001 tesla UNK1534 */ xf_emit(ctx, 1, 0); /* 7/f MULTISAMPLE_SAMPLES_LOG2 */ xf_emit(ctx, 4, 0xffff); /* 0000ffff MSAA_MASK */ xf_emit(ctx, 1, 1); /* 00000001 LANES32 */ xf_emit(ctx, 1, 0x10001); /* 00ffffff BLOCK_ALLOC */ xf_emit(ctx, 1, 0x10001); /* ffffffff BLOCKDIM_XY */ xf_emit(ctx, 1, 1); /* 0000ffff BLOCKDIM_Z */ xf_emit(ctx, 1, 0); /* ffffffff SHARED_SIZE */ xf_emit(ctx, 1, 0x1fe21); /* 1ffff/3ffff[NVA0+] tesla UNk0FAC */ xf_emit(ctx, 1, 0); /* ffffffff tesla UNK1A34 */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 1, 1); /* 0000001f tesla UNK169C */ xf_emit(ctx, 1, 0); /* ff/3ff */ xf_emit(ctx, 1, 0); /* 1 LINKED_TSC */ xf_emit(ctx, 1, 0); /* ff FP_ADDRESS_HIGH */ xf_emit(ctx, 1, 0); /* ffffffff FP_ADDRESS_LOW */ xf_emit(ctx, 1, 0x08100c12); /* 1fffffff FP_INTERPOLANT_CTRL */ xf_emit(ctx, 1, 4); /* 00000007 FP_CONTROL */ xf_emit(ctx, 1, 0); /* 000000ff FRAG_COLOR_CLAMP_EN */ xf_emit(ctx, 1, 2); /* 00000003 REG_MODE */ xf_emit(ctx, 1, 0x11); /* 0000007f RT_FORMAT */ xf_emit(ctx, 7, 0); /* 0000007f RT_FORMAT */ xf_emit(ctx, 1, 0); /* 00000007 */ xf_emit(ctx, 1, 0xfac6881); /* 0fffffff RT_CONTROL */ xf_emit(ctx, 1, 0); /* 00000003 MULTISAMPLE_CTRL */ if (IS_NVA3F(device->chipset)) xf_emit(ctx, 1, 3); /* 00000003 tesla UNK16B4 */ xf_emit(ctx, 1, 0); /* 00000001 ALPHA_TEST_ENABLE */ xf_emit(ctx, 1, 0); /* 00000007 ALPHA_TEST_FUNC */ xf_emit(ctx, 1, 0); /* 00000001 FRAMEBUFFER_SRGB */ xf_emit(ctx, 1, 4); /* ffffffff tesla UNK1400 */ xf_emit(ctx, 8, 0); /* 00000001 BLEND_ENABLE */ xf_emit(ctx, 1, 0); /* 00000001 LOGIC_OP_ENABLE */ xf_emit(ctx, 1, 2); /* 0000001f BLEND_FUNC_SRC_RGB */ xf_emit(ctx, 1, 1); /* 0000001f BLEND_FUNC_DST_RGB */ xf_emit(ctx, 1, 1); /* 00000007 BLEND_EQUATION_RGB */ xf_emit(ctx, 1, 2); /* 0000001f BLEND_FUNC_SRC_ALPHA */ xf_emit(ctx, 1, 1); /* 0000001f BLEND_FUNC_DST_ALPHA */ xf_emit(ctx, 1, 1); /* 00000007 BLEND_EQUATION_ALPHA */ xf_emit(ctx, 1, 1); /* 00000001 UNK133C */ if (IS_NVA3F(device->chipset)) { xf_emit(ctx, 1, 0); /* 00000001 UNK12E4 */ xf_emit(ctx, 8, 2); /* 0000001f IBLEND_FUNC_SRC_RGB */ xf_emit(ctx, 8, 1); /* 0000001f IBLEND_FUNC_DST_RGB */ xf_emit(ctx, 8, 1); /* 00000007 IBLEND_EQUATION_RGB */ xf_emit(ctx, 8, 2); /* 0000001f IBLEND_FUNC_SRC_ALPHA */ xf_emit(ctx, 8, 1); /* 0000001f IBLEND_FUNC_DST_ALPHA */ xf_emit(ctx, 8, 1); /* 00000007 IBLEND_EQUATION_ALPHA */ xf_emit(ctx, 8, 1); /* 00000001 IBLEND_UNK00 */ xf_emit(ctx, 1, 0); /* 00000003 tesla UNK1928 */ xf_emit(ctx, 1, 0); /* 00000001 UNK1140 */ } xf_emit(ctx, 1, 0); /* 00000003 tesla UNK0F90 */ xf_emit(ctx, 1, 4); /* 000000ff FP_RESULT_COUNT */ /* XXX: demagic this part some day */ if (device->chipset == 0x50) xf_emit(ctx, 0x3a0, 0); else if (device->chipset < 0x94) xf_emit(ctx, 0x3a2, 0); else if (device->chipset == 0x98 || device->chipset == 0xaa) xf_emit(ctx, 0x39f, 0); else xf_emit(ctx, 0x3a3, 0); xf_emit(ctx, 1, 0x11); /* 3f/7f DST_FORMAT */ xf_emit(ctx, 1, 0); /* 7 OPERATION */ xf_emit(ctx, 1, 1); /* 1 DST_LINEAR */ xf_emit(ctx, 0x2d, 0); } static void nv50_gr_construct_xfer2(struct nvkm_grctx *ctx) { struct nvkm_device *device = ctx->device; int i; u32 offset; u32 units = nvkm_rd32(device, 0x1540); int size = 0; offset = (ctx->ctxvals_pos+0x3f)&~0x3f; if (device->chipset < 0xa0) { for (i = 0; i < 8; i++) { ctx->ctxvals_pos = offset + i; /* that little bugger belongs to csched. No idea * what it's doing here. */ if (i == 0) xf_emit(ctx, 1, 0x08100c12); /* FP_INTERPOLANT_CTRL */ if (units & (1 << i)) nv50_gr_construct_xfer_mpc(ctx); if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; } } else { /* Strand 0: TPs 0, 1 */ ctx->ctxvals_pos = offset; /* that little bugger belongs to csched. No idea * what it's doing here. */ xf_emit(ctx, 1, 0x08100c12); /* FP_INTERPOLANT_CTRL */ if (units & (1 << 0)) nv50_gr_construct_xfer_mpc(ctx); if (units & (1 << 1)) nv50_gr_construct_xfer_mpc(ctx); if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; /* Strand 1: TPs 2, 3 */ ctx->ctxvals_pos = offset + 1; if (units & (1 << 2)) nv50_gr_construct_xfer_mpc(ctx); if (units & (1 << 3)) nv50_gr_construct_xfer_mpc(ctx); if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; /* Strand 2: TPs 4, 5, 6 */ ctx->ctxvals_pos = offset + 2; if (units & (1 << 4)) nv50_gr_construct_xfer_mpc(ctx); if (units & (1 << 5)) nv50_gr_construct_xfer_mpc(ctx); if (units & (1 << 6)) nv50_gr_construct_xfer_mpc(ctx); if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; /* Strand 3: TPs 7, 8, 9 */ ctx->ctxvals_pos = offset + 3; if (units & (1 << 7)) nv50_gr_construct_xfer_mpc(ctx); if (units & (1 << 8)) nv50_gr_construct_xfer_mpc(ctx); if (units & (1 << 9)) nv50_gr_construct_xfer_mpc(ctx); if ((ctx->ctxvals_pos-offset)/8 > size) size = (ctx->ctxvals_pos-offset)/8; } ctx->ctxvals_pos = offset + size * 8; ctx->ctxvals_pos = (ctx->ctxvals_pos+0x3f)&~0x3f; cp_lsr (ctx, offset); cp_out (ctx, CP_SET_XFER_POINTER); cp_lsr (ctx, size); cp_out (ctx, CP_SEEK_2); cp_out (ctx, CP_XFER_2); cp_wait(ctx, XFER, BUSY); } |