Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 | // SPDX-License-Identifier: GPL-2.0-only /* * Bestcomm FEC tasks driver * * Copyright (C) 2006-2007 Sylvain Munaut <tnt@246tNt.com> * Copyright (C) 2003-2004 MontaVista, Software, Inc. * ( by Dale Farnsworth <dfarnsworth@mvista.com> ) */ #include <linux/kernel.h> #include <linux/module.h> #include <linux/types.h> #include <asm/io.h> #include <linux/fsl/bestcomm/bestcomm.h> #include <linux/fsl/bestcomm/bestcomm_priv.h> #include <linux/fsl/bestcomm/fec.h> /* ======================================================================== */ /* Task image/var/inc */ /* ======================================================================== */ /* fec tasks images */ extern u32 bcom_fec_rx_task[]; extern u32 bcom_fec_tx_task[]; /* rx task vars that need to be set before enabling the task */ struct bcom_fec_rx_var { u32 enable; /* (u16*) address of task's control register */ u32 fifo; /* (u32*) address of fec's fifo */ u32 bd_base; /* (struct bcom_bd*) beginning of ring buffer */ u32 bd_last; /* (struct bcom_bd*) end of ring buffer */ u32 bd_start; /* (struct bcom_bd*) current bd */ u32 buffer_size; /* size of receive buffer */ }; /* rx task incs that need to be set before enabling the task */ struct bcom_fec_rx_inc { u16 pad0; s16 incr_bytes; u16 pad1; s16 incr_dst; u16 pad2; s16 incr_dst_ma; }; /* tx task vars that need to be set before enabling the task */ struct bcom_fec_tx_var { u32 DRD; /* (u32*) address of self-modified DRD */ u32 fifo; /* (u32*) address of fec's fifo */ u32 enable; /* (u16*) address of task's control register */ u32 bd_base; /* (struct bcom_bd*) beginning of ring buffer */ u32 bd_last; /* (struct bcom_bd*) end of ring buffer */ u32 bd_start; /* (struct bcom_bd*) current bd */ u32 buffer_size; /* set by uCode for each packet */ }; /* tx task incs that need to be set before enabling the task */ struct bcom_fec_tx_inc { u16 pad0; s16 incr_bytes; u16 pad1; s16 incr_src; u16 pad2; s16 incr_src_ma; }; /* private structure in the task */ struct bcom_fec_priv { phys_addr_t fifo; int maxbufsize; }; /* ======================================================================== */ /* Task support code */ /* ======================================================================== */ struct bcom_task * bcom_fec_rx_init(int queue_len, phys_addr_t fifo, int maxbufsize) { struct bcom_task *tsk; struct bcom_fec_priv *priv; tsk = bcom_task_alloc(queue_len, sizeof(struct bcom_fec_bd), sizeof(struct bcom_fec_priv)); if (!tsk) return NULL; tsk->flags = BCOM_FLAGS_NONE; priv = tsk->priv; priv->fifo = fifo; priv->maxbufsize = maxbufsize; if (bcom_fec_rx_reset(tsk)) { bcom_task_free(tsk); return NULL; } return tsk; } EXPORT_SYMBOL_GPL(bcom_fec_rx_init); int bcom_fec_rx_reset(struct bcom_task *tsk) { struct bcom_fec_priv *priv = tsk->priv; struct bcom_fec_rx_var *var; struct bcom_fec_rx_inc *inc; /* Shutdown the task */ bcom_disable_task(tsk->tasknum); /* Reset the microcode */ var = (struct bcom_fec_rx_var *) bcom_task_var(tsk->tasknum); inc = (struct bcom_fec_rx_inc *) bcom_task_inc(tsk->tasknum); if (bcom_load_image(tsk->tasknum, bcom_fec_rx_task)) return -1; var->enable = bcom_eng->regs_base + offsetof(struct mpc52xx_sdma, tcr[tsk->tasknum]); var->fifo = (u32) priv->fifo; var->bd_base = tsk->bd_pa; var->bd_last = tsk->bd_pa + ((tsk->num_bd-1) * tsk->bd_size); var->bd_start = tsk->bd_pa; var->buffer_size = priv->maxbufsize; inc->incr_bytes = -(s16)sizeof(u32); /* These should be in the */ inc->incr_dst = sizeof(u32); /* task image, but we stick */ inc->incr_dst_ma= sizeof(u8); /* to the official ones */ /* Reset the BDs */ tsk->index = 0; tsk->outdex = 0; memset_io(tsk->bd, 0x00, tsk->num_bd * tsk->bd_size); /* Configure some stuff */ bcom_set_task_pragma(tsk->tasknum, BCOM_FEC_RX_BD_PRAGMA); bcom_set_task_auto_start(tsk->tasknum, tsk->tasknum); out_8(&bcom_eng->regs->ipr[BCOM_INITIATOR_FEC_RX], BCOM_IPR_FEC_RX); out_be32(&bcom_eng->regs->IntPend, 1<<tsk->tasknum); /* Clear ints */ return 0; } EXPORT_SYMBOL_GPL(bcom_fec_rx_reset); void bcom_fec_rx_release(struct bcom_task *tsk) { /* Nothing special for the FEC tasks */ bcom_task_free(tsk); } EXPORT_SYMBOL_GPL(bcom_fec_rx_release); /* Return 2nd to last DRD */ /* This is an ugly hack, but at least it's only done once at initialization */ static u32 *self_modified_drd(int tasknum) { u32 *desc; int num_descs; int drd_count; int i; num_descs = bcom_task_num_descs(tasknum); desc = bcom_task_desc(tasknum) + num_descs - 1; drd_count = 0; for (i=0; i<num_descs; i++, desc--) if (bcom_desc_is_drd(*desc) && ++drd_count == 3) break; return desc; } struct bcom_task * bcom_fec_tx_init(int queue_len, phys_addr_t fifo) { struct bcom_task *tsk; struct bcom_fec_priv *priv; tsk = bcom_task_alloc(queue_len, sizeof(struct bcom_fec_bd), sizeof(struct bcom_fec_priv)); if (!tsk) return NULL; tsk->flags = BCOM_FLAGS_ENABLE_TASK; priv = tsk->priv; priv->fifo = fifo; if (bcom_fec_tx_reset(tsk)) { bcom_task_free(tsk); return NULL; } return tsk; } EXPORT_SYMBOL_GPL(bcom_fec_tx_init); int bcom_fec_tx_reset(struct bcom_task *tsk) { struct bcom_fec_priv *priv = tsk->priv; struct bcom_fec_tx_var *var; struct bcom_fec_tx_inc *inc; /* Shutdown the task */ bcom_disable_task(tsk->tasknum); /* Reset the microcode */ var = (struct bcom_fec_tx_var *) bcom_task_var(tsk->tasknum); inc = (struct bcom_fec_tx_inc *) bcom_task_inc(tsk->tasknum); if (bcom_load_image(tsk->tasknum, bcom_fec_tx_task)) return -1; var->enable = bcom_eng->regs_base + offsetof(struct mpc52xx_sdma, tcr[tsk->tasknum]); var->fifo = (u32) priv->fifo; var->DRD = bcom_sram_va2pa(self_modified_drd(tsk->tasknum)); var->bd_base = tsk->bd_pa; var->bd_last = tsk->bd_pa + ((tsk->num_bd-1) * tsk->bd_size); var->bd_start = tsk->bd_pa; inc->incr_bytes = -(s16)sizeof(u32); /* These should be in the */ inc->incr_src = sizeof(u32); /* task image, but we stick */ inc->incr_src_ma= sizeof(u8); /* to the official ones */ /* Reset the BDs */ tsk->index = 0; tsk->outdex = 0; memset_io(tsk->bd, 0x00, tsk->num_bd * tsk->bd_size); /* Configure some stuff */ bcom_set_task_pragma(tsk->tasknum, BCOM_FEC_TX_BD_PRAGMA); bcom_set_task_auto_start(tsk->tasknum, tsk->tasknum); out_8(&bcom_eng->regs->ipr[BCOM_INITIATOR_FEC_TX], BCOM_IPR_FEC_TX); out_be32(&bcom_eng->regs->IntPend, 1<<tsk->tasknum); /* Clear ints */ return 0; } EXPORT_SYMBOL_GPL(bcom_fec_tx_reset); void bcom_fec_tx_release(struct bcom_task *tsk) { /* Nothing special for the FEC tasks */ bcom_task_free(tsk); } EXPORT_SYMBOL_GPL(bcom_fec_tx_release); MODULE_DESCRIPTION("BestComm FEC tasks driver"); MODULE_AUTHOR("Dale Farnsworth <dfarnsworth@mvista.com>"); MODULE_LICENSE("GPL v2"); |