Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 | // SPDX-License-Identifier: GPL-2.0+ // // Copyright 2012 Sascha Hauer, Pengutronix <s.hauer@pengutronix.de> #include <dt-bindings/gpio/gpio.h> #include "imx25-pinfunc.h" / { #address-cells = <1>; #size-cells = <1>; /* * The decompressor and also some bootloaders rely on a * pre-existing /chosen node to be available to insert the * command line and merge other ATAGS info. */ chosen {}; aliases { ethernet0 = &fec; gpio0 = &gpio1; gpio1 = &gpio2; gpio2 = &gpio3; gpio3 = &gpio4; i2c0 = &i2c1; i2c1 = &i2c2; i2c2 = &i2c3; mmc0 = &esdhc1; mmc1 = &esdhc2; pwm0 = &pwm1; pwm1 = &pwm2; pwm2 = &pwm3; pwm3 = &pwm4; serial0 = &uart1; serial1 = &uart2; serial2 = &uart3; serial3 = &uart4; serial4 = &uart5; spi0 = &spi1; spi1 = &spi2; spi2 = &spi3; usb0 = &usbotg; usb1 = &usbhost1; }; cpus { #address-cells = <1>; #size-cells = <0>; cpu@0 { compatible = "arm,arm926ej-s"; device_type = "cpu"; reg = <0>; }; }; asic: asic-interrupt-controller@68000000 { compatible = "fsl,imx25-asic", "fsl,avic"; interrupt-controller; #interrupt-cells = <1>; reg = <0x68000000 0x8000000>; }; clocks { osc { compatible = "fsl,imx-osc", "fixed-clock"; #clock-cells = <0>; clock-frequency = <24000000>; }; }; soc { #address-cells = <1>; #size-cells = <1>; compatible = "simple-bus"; interrupt-parent = <&asic>; ranges; bus@43f00000 { /* AIPS1 */ compatible = "fsl,aips-bus", "simple-bus"; #address-cells = <1>; #size-cells = <1>; reg = <0x43f00000 0x100000>; ranges; aips1: bridge@43f00000 { compatible = "fsl,imx25-aips"; reg = <0x43f00000 0x4000>; }; i2c1: i2c@43f80000 { #address-cells = <1>; #size-cells = <0>; compatible = "fsl,imx25-i2c", "fsl,imx21-i2c"; reg = <0x43f80000 0x4000>; clocks = <&clks 48>; clock-names = ""; interrupts = <3>; status = "disabled"; }; i2c3: i2c@43f84000 { #address-cells = <1>; #size-cells = <0>; compatible = "fsl,imx25-i2c", "fsl,imx21-i2c"; reg = <0x43f84000 0x4000>; clocks = <&clks 48>; clock-names = ""; interrupts = <10>; status = "disabled"; }; can1: can@43f88000 { compatible = "fsl,imx25-flexcan"; reg = <0x43f88000 0x4000>; interrupts = <43>; clocks = <&clks 75>, <&clks 75>; clock-names = "ipg", "per"; status = "disabled"; }; can2: can@43f8c000 { compatible = "fsl,imx25-flexcan"; reg = <0x43f8c000 0x4000>; interrupts = <44>; clocks = <&clks 76>, <&clks 76>; clock-names = "ipg", "per"; status = "disabled"; }; uart1: serial@43f90000 { compatible = "fsl,imx25-uart", "fsl,imx21-uart"; reg = <0x43f90000 0x4000>; interrupts = <45>; clocks = <&clks 120>, <&clks 57>; clock-names = "ipg", "per"; status = "disabled"; }; uart2: serial@43f94000 { compatible = "fsl,imx25-uart", "fsl,imx21-uart"; reg = <0x43f94000 0x4000>; interrupts = <32>; clocks = <&clks 121>, <&clks 57>; clock-names = "ipg", "per"; status = "disabled"; }; i2c2: i2c@43f98000 { #address-cells = <1>; #size-cells = <0>; compatible = "fsl,imx25-i2c", "fsl,imx21-i2c"; reg = <0x43f98000 0x4000>; clocks = <&clks 48>; clock-names = ""; interrupts = <4>; status = "disabled"; }; owire@43f9c000 { #address-cells = <1>; #size-cells = <0>; reg = <0x43f9c000 0x4000>; clocks = <&clks 51>; clock-names = ""; interrupts = <2>; status = "disabled"; }; spi1: spi@43fa4000 { #address-cells = <1>; #size-cells = <0>; compatible = "fsl,imx25-cspi", "fsl,imx35-cspi"; reg = <0x43fa4000 0x4000>; clocks = <&clks 78>, <&clks 78>; clock-names = "ipg", "per"; interrupts = <14>; status = "disabled"; }; kpp: kpp@43fa8000 { #address-cells = <1>; #size-cells = <0>; compatible = "fsl,imx25-kpp", "fsl,imx21-kpp"; reg = <0x43fa8000 0x4000>; clocks = <&clks 102>; clock-names = ""; interrupts = <24>; status = "disabled"; }; iomuxc: iomuxc@43fac000 { compatible = "fsl,imx25-iomuxc"; reg = <0x43fac000 0x4000>; }; audmux: audmux@43fb0000 { compatible = "fsl,imx25-audmux", "fsl,imx31-audmux"; reg = <0x43fb0000 0x4000>; status = "disabled"; }; }; spba@50000000 { compatible = "fsl,spba-bus", "simple-bus"; #address-cells = <1>; #size-cells = <1>; reg = <0x50000000 0x40000>; ranges; spi3: spi@50004000 { #address-cells = <1>; #size-cells = <0>; compatible = "fsl,imx25-cspi", "fsl,imx35-cspi"; reg = <0x50004000 0x4000>; interrupts = <0>; clocks = <&clks 80>, <&clks 80>; clock-names = "ipg", "per"; status = "disabled"; }; uart4: serial@50008000 { compatible = "fsl,imx25-uart", "fsl,imx21-uart"; reg = <0x50008000 0x4000>; interrupts = <5>; clocks = <&clks 123>, <&clks 57>; clock-names = "ipg", "per"; status = "disabled"; }; uart3: serial@5000c000 { compatible = "fsl,imx25-uart", "fsl,imx21-uart"; reg = <0x5000c000 0x4000>; interrupts = <18>; clocks = <&clks 122>, <&clks 57>; clock-names = "ipg", "per"; status = "disabled"; }; spi2: spi@50010000 { #address-cells = <1>; #size-cells = <0>; compatible = "fsl,imx25-cspi", "fsl,imx35-cspi"; reg = <0x50010000 0x4000>; clocks = <&clks 79>, <&clks 79>; clock-names = "ipg", "per"; interrupts = <13>; status = "disabled"; }; ssi2: ssi@50014000 { #sound-dai-cells = <0>; compatible = "fsl,imx25-ssi", "fsl,imx21-ssi"; reg = <0x50014000 0x4000>; interrupts = <11>; clocks = <&clks 118>; clock-names = "ipg"; dmas = <&sdma 24 1 0>, <&sdma 25 1 0>; dma-names = "rx", "tx"; fsl,fifo-depth = <15>; status = "disabled"; }; esai@50018000 { reg = <0x50018000 0x4000>; interrupts = <7>; }; uart5: serial@5002c000 { compatible = "fsl,imx25-uart", "fsl,imx21-uart"; reg = <0x5002c000 0x4000>; interrupts = <40>; clocks = <&clks 124>, <&clks 57>; clock-names = "ipg", "per"; status = "disabled"; }; tscadc: tscadc@50030000 { compatible = "fsl,imx25-tsadc"; reg = <0x50030000 0xc>; interrupts = <46>; clocks = <&clks 119>; clock-names = "ipg"; interrupt-controller; #interrupt-cells = <1>; #address-cells = <1>; #size-cells = <1>; status = "disabled"; ranges; adc: adc@50030800 { compatible = "fsl,imx25-gcq"; reg = <0x50030800 0x60>; interrupt-parent = <&tscadc>; interrupts = <1>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; }; tsc: tcq@50030400 { compatible = "fsl,imx25-tcq"; reg = <0x50030400 0x60>; interrupt-parent = <&tscadc>; interrupts = <0>; fsl,wires = <4>; status = "disabled"; }; }; ssi1: ssi@50034000 { #sound-dai-cells = <0>; compatible = "fsl,imx25-ssi", "fsl,imx21-ssi"; reg = <0x50034000 0x4000>; interrupts = <12>; clocks = <&clks 117>; clock-names = "ipg"; dmas = <&sdma 28 1 0>, <&sdma 29 1 0>; dma-names = "rx", "tx"; fsl,fifo-depth = <15>; status = "disabled"; }; fec: ethernet@50038000 { compatible = "fsl,imx25-fec"; reg = <0x50038000 0x4000>; interrupts = <57>; clocks = <&clks 88>, <&clks 65>; clock-names = "ipg", "ahb"; status = "disabled"; }; }; bus@53f00000 { /* AIPS2 */ compatible = "fsl,aips-bus", "simple-bus"; #address-cells = <1>; #size-cells = <1>; reg = <0x53f00000 0x100000>; ranges; aips2: bridge@53f00000 { compatible = "fsl,imx25-aips"; reg = <0x53f00000 0x4000>; }; clks: ccm@53f80000 { compatible = "fsl,imx25-ccm"; reg = <0x53f80000 0x4000>; interrupts = <31>; #clock-cells = <1>; }; gpt4: timer@53f84000 { compatible = "fsl,imx25-gpt", "fsl,imx31-gpt"; reg = <0x53f84000 0x4000>; clocks = <&clks 95>, <&clks 47>; clock-names = "ipg", "per"; interrupts = <1>; }; gpt3: timer@53f88000 { compatible = "fsl,imx25-gpt", "fsl,imx31-gpt"; reg = <0x53f88000 0x4000>; clocks = <&clks 94>, <&clks 47>; clock-names = "ipg", "per"; interrupts = <29>; }; gpt2: timer@53f8c000 { compatible = "fsl,imx25-gpt", "fsl,imx31-gpt"; reg = <0x53f8c000 0x4000>; clocks = <&clks 93>, <&clks 47>; clock-names = "ipg", "per"; interrupts = <53>; }; gpt1: timer@53f90000 { compatible = "fsl,imx25-gpt", "fsl,imx31-gpt"; reg = <0x53f90000 0x4000>; clocks = <&clks 92>, <&clks 47>; clock-names = "ipg", "per"; interrupts = <54>; }; epit1: timer@53f94000 { compatible = "fsl,imx25-epit"; reg = <0x53f94000 0x4000>; clocks = <&clks 83>, <&clks 43>; clock-names = "ipg", "per"; interrupts = <28>; }; epit2: timer@53f98000 { compatible = "fsl,imx25-epit"; reg = <0x53f98000 0x4000>; clocks = <&clks 84>, <&clks 43>; clock-names = "ipg", "per"; interrupts = <27>; }; gpio4: gpio@53f9c000 { compatible = "fsl,imx25-gpio", "fsl,imx35-gpio"; reg = <0x53f9c000 0x4000>; interrupts = <23>; gpio-controller; #gpio-cells = <2>; interrupt-controller; #interrupt-cells = <2>; }; pwm2: pwm@53fa0000 { compatible = "fsl,imx25-pwm", "fsl,imx27-pwm"; #pwm-cells = <3>; reg = <0x53fa0000 0x4000>; clocks = <&clks 106>, <&clks 52>; clock-names = "ipg", "per"; interrupts = <36>; }; gpio3: gpio@53fa4000 { compatible = "fsl,imx25-gpio", "fsl,imx35-gpio"; reg = <0x53fa4000 0x4000>; interrupts = <16>; gpio-controller; #gpio-cells = <2>; interrupt-controller; #interrupt-cells = <2>; }; pwm3: pwm@53fa8000 { compatible = "fsl,imx25-pwm", "fsl,imx27-pwm"; #pwm-cells = <3>; reg = <0x53fa8000 0x4000>; clocks = <&clks 107>, <&clks 52>; clock-names = "ipg", "per"; interrupts = <41>; }; scc: crypto@53fac000 { compatible = "fsl,imx25-scc"; reg = <0x53fac000 0x4000>; clocks = <&clks 111>; clock-names = "ipg"; interrupts = <49>, <50>; interrupt-names = "scm", "smn"; }; rngb: rngb@53fb0000 { compatible = "fsl,imx25-rngb"; reg = <0x53fb0000 0x4000>; clocks = <&clks 109>; interrupts = <22>; }; esdhc1: mmc@53fb4000 { compatible = "fsl,imx25-esdhc"; reg = <0x53fb4000 0x4000>; interrupts = <9>; clocks = <&clks 86>, <&clks 63>, <&clks 45>; clock-names = "ipg", "ahb", "per"; status = "disabled"; }; esdhc2: mmc@53fb8000 { compatible = "fsl,imx25-esdhc"; reg = <0x53fb8000 0x4000>; interrupts = <8>; clocks = <&clks 87>, <&clks 64>, <&clks 46>; clock-names = "ipg", "ahb", "per"; status = "disabled"; }; lcdc: lcdc@53fbc000 { compatible = "fsl,imx25-fb", "fsl,imx21-fb"; reg = <0x53fbc000 0x4000>; interrupts = <39>; clocks = <&clks 103>, <&clks 66>, <&clks 49>; clock-names = "ipg", "ahb", "per"; status = "disabled"; }; slcdc@53fc0000 { reg = <0x53fc0000 0x4000>; interrupts = <38>; status = "disabled"; }; pwm4: pwm@53fc8000 { compatible = "fsl,imx25-pwm", "fsl,imx27-pwm"; #pwm-cells = <3>; reg = <0x53fc8000 0x4000>; clocks = <&clks 108>, <&clks 52>; clock-names = "ipg", "per"; interrupts = <42>; }; gpio1: gpio@53fcc000 { compatible = "fsl,imx25-gpio", "fsl,imx35-gpio"; reg = <0x53fcc000 0x4000>; interrupts = <52>; gpio-controller; #gpio-cells = <2>; interrupt-controller; #interrupt-cells = <2>; }; gpio2: gpio@53fd0000 { compatible = "fsl,imx25-gpio", "fsl,imx35-gpio"; reg = <0x53fd0000 0x4000>; interrupts = <51>; gpio-controller; #gpio-cells = <2>; interrupt-controller; #interrupt-cells = <2>; }; sdma: sdma@53fd4000 { compatible = "fsl,imx25-sdma"; reg = <0x53fd4000 0x4000>; clocks = <&clks 112>, <&clks 68>; clock-names = "ipg", "ahb"; #dma-cells = <3>; interrupts = <34>; fsl,sdma-ram-script-name = "imx/sdma/sdma-imx25.bin"; }; wdog@53fdc000 { compatible = "fsl,imx25-wdt", "fsl,imx21-wdt"; reg = <0x53fdc000 0x4000>; clocks = <&clks 126>; clock-names = ""; interrupts = <55>; }; pwm1: pwm@53fe0000 { compatible = "fsl,imx25-pwm", "fsl,imx27-pwm"; #pwm-cells = <3>; reg = <0x53fe0000 0x4000>; clocks = <&clks 105>, <&clks 52>; clock-names = "ipg", "per"; interrupts = <26>; }; iim: efuse@53ff0000 { compatible = "fsl,imx25-iim", "fsl,imx27-iim"; reg = <0x53ff0000 0x4000>; interrupts = <19>; clocks = <&clks 99>; }; usbotg: usb@53ff4000 { compatible = "fsl,imx25-usb", "fsl,imx27-usb"; reg = <0x53ff4000 0x0200>; interrupts = <37>; clocks = <&clks 9>, <&clks 70>, <&clks 8>; clock-names = "ipg", "ahb", "per"; fsl,usbmisc = <&usbmisc 0>; fsl,usbphy = <&usbphy0>; phy_type = "utmi"; dr_mode = "otg"; status = "disabled"; }; usbhost1: usb@53ff4400 { compatible = "fsl,imx25-usb", "fsl,imx27-usb"; reg = <0x53ff4400 0x0200>; interrupts = <35>; clocks = <&clks 9>, <&clks 70>, <&clks 8>; clock-names = "ipg", "ahb", "per"; fsl,usbmisc = <&usbmisc 1>; fsl,usbphy = <&usbphy1>; maximum-speed = "full-speed"; phy_type = "serial"; dr_mode = "host"; status = "disabled"; }; usbmisc: usbmisc@53ff4600 { #index-cells = <1>; compatible = "fsl,imx25-usbmisc"; reg = <0x53ff4600 0x00f>; }; dryice@53ffc000 { compatible = "fsl,imx25-dryice", "fsl,imx25-rtc"; reg = <0x53ffc000 0x4000>; clocks = <&clks 81>; clock-names = "ipg"; interrupts = <25 56>; }; }; iram: sram@78000000 { compatible = "mmio-sram"; reg = <0x78000000 0x20000>; }; emi@80000000 { compatible = "fsl,emi-bus", "simple-bus"; #address-cells = <1>; #size-cells = <1>; reg = <0x80000000 0x3b002000>; ranges; nfc: nand@bb000000 { #address-cells = <1>; #size-cells = <1>; compatible = "fsl,imx25-nand"; reg = <0xbb000000 0x2000>; clocks = <&clks 50>; clock-names = ""; interrupts = <33>; status = "disabled"; }; }; }; usbphy { compatible = "simple-bus"; #address-cells = <1>; #size-cells = <0>; usbphy0: usb-phy@0 { reg = <0>; compatible = "usb-nop-xceiv"; #phy-cells = <0>; }; usbphy1: usb-phy@1 { reg = <1>; compatible = "usb-nop-xceiv"; #phy-cells = <0>; }; }; }; |