Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 | // SPDX-License-Identifier: GPL-2.0 // // rcpm.c - Freescale QorIQ RCPM driver // // Copyright 2019 NXP // // Author: Ran Wang <ran.wang_1@nxp.com> #include <linux/init.h> #include <linux/module.h> #include <linux/platform_device.h> #include <linux/of_address.h> #include <linux/slab.h> #include <linux/suspend.h> #include <linux/kernel.h> #define RCPM_WAKEUP_CELL_MAX_SIZE 7 struct rcpm { unsigned int wakeup_cells; void __iomem *ippdexpcr_base; bool little_endian; }; /** * rcpm_pm_prepare - performs device-level tasks associated with power * management, such as programming related to the wakeup source control. * @dev: Device to handle. * */ static int rcpm_pm_prepare(struct device *dev) { int i, ret, idx; void __iomem *base; struct wakeup_source *ws; struct rcpm *rcpm; struct device_node *np = dev->of_node; u32 value[RCPM_WAKEUP_CELL_MAX_SIZE + 1]; u32 setting[RCPM_WAKEUP_CELL_MAX_SIZE] = {0}; rcpm = dev_get_drvdata(dev); if (!rcpm) return -EINVAL; base = rcpm->ippdexpcr_base; idx = wakeup_sources_read_lock(); /* Begin with first registered wakeup source */ for_each_wakeup_source(ws) { /* skip object which is not attached to device */ if (!ws->dev || !ws->dev->parent) continue; ret = device_property_read_u32_array(ws->dev->parent, "fsl,rcpm-wakeup", value, rcpm->wakeup_cells + 1); /* Wakeup source should refer to current rcpm device */ if (ret || (np->phandle != value[0])) continue; /* Property "#fsl,rcpm-wakeup-cells" of rcpm node defines the * number of IPPDEXPCR register cells, and "fsl,rcpm-wakeup" * of wakeup source IP contains an integer array: <phandle to * RCPM node, IPPDEXPCR0 setting, IPPDEXPCR1 setting, * IPPDEXPCR2 setting, etc>. * * So we will go thought them to collect setting data. */ for (i = 0; i < rcpm->wakeup_cells; i++) setting[i] |= value[i + 1]; } wakeup_sources_read_unlock(idx); /* Program all IPPDEXPCRn once */ for (i = 0; i < rcpm->wakeup_cells; i++) { u32 tmp = setting[i]; void __iomem *address = base + i * 4; if (!tmp) continue; /* We can only OR related bits */ if (rcpm->little_endian) { tmp |= ioread32(address); iowrite32(tmp, address); } else { tmp |= ioread32be(address); iowrite32be(tmp, address); } } return 0; } static const struct dev_pm_ops rcpm_pm_ops = { .prepare = rcpm_pm_prepare, }; static int rcpm_probe(struct platform_device *pdev) { struct device *dev = &pdev->dev; struct resource *r; struct rcpm *rcpm; int ret; rcpm = devm_kzalloc(dev, sizeof(*rcpm), GFP_KERNEL); if (!rcpm) return -ENOMEM; r = platform_get_resource(pdev, IORESOURCE_MEM, 0); if (!r) return -ENODEV; rcpm->ippdexpcr_base = devm_ioremap_resource(&pdev->dev, r); if (IS_ERR(rcpm->ippdexpcr_base)) { ret = PTR_ERR(rcpm->ippdexpcr_base); return ret; } rcpm->little_endian = device_property_read_bool( &pdev->dev, "little-endian"); ret = device_property_read_u32(&pdev->dev, "#fsl,rcpm-wakeup-cells", &rcpm->wakeup_cells); if (ret) return ret; dev_set_drvdata(&pdev->dev, rcpm); return 0; } static const struct of_device_id rcpm_of_match[] = { { .compatible = "fsl,qoriq-rcpm-2.1+", }, {} }; MODULE_DEVICE_TABLE(of, rcpm_of_match); static struct platform_driver rcpm_driver = { .driver = { .name = "rcpm", .of_match_table = rcpm_of_match, .pm = &rcpm_pm_ops, }, .probe = rcpm_probe, }; module_platform_driver(rcpm_driver); |