Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 | // SPDX-License-Identifier: GPL-2.0-only &pllss { /* * See TRM "2.6.10 Connected outputso DPLLS" and * "2.6.11 Connected Outputs of DPLLJ". Only clkout is * connected except for hdmi and usb. */ adpll_mpu_ck: adpll@40 { #clock-cells = <1>; compatible = "ti,dm814-adpll-s-clock"; reg = <0x40 0x40>; clocks = <&devosc_ck &devosc_ck &devosc_ck>; clock-names = "clkinp", "clkinpulow", "clkinphif"; clock-output-names = "481c5040.adpll.dcoclkldo", "481c5040.adpll.clkout", "481c5040.adpll.clkoutx2", "481c5040.adpll.clkouthif"; }; adpll_dsp_ck: adpll@80 { #clock-cells = <1>; compatible = "ti,dm814-adpll-lj-clock"; reg = <0x80 0x30>; clocks = <&devosc_ck &devosc_ck>; clock-names = "clkinp", "clkinpulow"; clock-output-names = "481c5080.adpll.dcoclkldo", "481c5080.adpll.clkout", "481c5080.adpll.clkoutldo"; }; adpll_sgx_ck: adpll@b0 { #clock-cells = <1>; compatible = "ti,dm814-adpll-lj-clock"; reg = <0xb0 0x30>; clocks = <&devosc_ck &devosc_ck>; clock-names = "clkinp", "clkinpulow"; clock-output-names = "481c50b0.adpll.dcoclkldo", "481c50b0.adpll.clkout", "481c50b0.adpll.clkoutldo"; }; adpll_hdvic_ck: adpll@e0 { #clock-cells = <1>; compatible = "ti,dm814-adpll-lj-clock"; reg = <0xe0 0x30>; clocks = <&devosc_ck &devosc_ck>; clock-names = "clkinp", "clkinpulow"; clock-output-names = "481c50e0.adpll.dcoclkldo", "481c50e0.adpll.clkout", "481c50e0.adpll.clkoutldo"; }; adpll_l3_ck: adpll@110 { #clock-cells = <1>; compatible = "ti,dm814-adpll-lj-clock"; reg = <0x110 0x30>; clocks = <&devosc_ck &devosc_ck>; clock-names = "clkinp", "clkinpulow"; clock-output-names = "481c5110.adpll.dcoclkldo", "481c5110.adpll.clkout", "481c5110.adpll.clkoutldo"; }; adpll_isp_ck: adpll@140 { #clock-cells = <1>; compatible = "ti,dm814-adpll-lj-clock"; reg = <0x140 0x30>; clocks = <&devosc_ck &devosc_ck>; clock-names = "clkinp", "clkinpulow"; clock-output-names = "481c5140.adpll.dcoclkldo", "481c5140.adpll.clkout", "481c5140.adpll.clkoutldo"; }; adpll_dss_ck: adpll@170 { #clock-cells = <1>; compatible = "ti,dm814-adpll-lj-clock"; reg = <0x170 0x30>; clocks = <&devosc_ck &devosc_ck>; clock-names = "clkinp", "clkinpulow"; clock-output-names = "481c5170.adpll.dcoclkldo", "481c5170.adpll.clkout", "481c5170.adpll.clkoutldo"; }; adpll_video0_ck: adpll@1a0 { #clock-cells = <1>; compatible = "ti,dm814-adpll-lj-clock"; reg = <0x1a0 0x30>; clocks = <&devosc_ck &devosc_ck>; clock-names = "clkinp", "clkinpulow"; clock-output-names = "481c51a0.adpll.dcoclkldo", "481c51a0.adpll.clkout", "481c51a0.adpll.clkoutldo"; }; adpll_video1_ck: adpll@1d0 { #clock-cells = <1>; compatible = "ti,dm814-adpll-lj-clock"; reg = <0x1d0 0x30>; clocks = <&devosc_ck &devosc_ck>; clock-names = "clkinp", "clkinpulow"; clock-output-names = "481c51d0.adpll.dcoclkldo", "481c51d0.adpll.clkout", "481c51d0.adpll.clkoutldo"; }; adpll_hdmi_ck: adpll@200 { #clock-cells = <1>; compatible = "ti,dm814-adpll-lj-clock"; reg = <0x200 0x30>; clocks = <&devosc_ck &devosc_ck>; clock-names = "clkinp", "clkinpulow"; clock-output-names = "481c5200.adpll.dcoclkldo", "481c5200.adpll.clkout", "481c5200.adpll.clkoutldo"; }; adpll_audio_ck: adpll@230 { #clock-cells = <1>; compatible = "ti,dm814-adpll-lj-clock"; reg = <0x230 0x30>; clocks = <&devosc_ck &devosc_ck>; clock-names = "clkinp", "clkinpulow"; clock-output-names = "481c5230.adpll.dcoclkldo", "481c5230.adpll.clkout", "481c5230.adpll.clkoutldo"; }; adpll_usb_ck: adpll@260 { #clock-cells = <1>; compatible = "ti,dm814-adpll-lj-clock"; reg = <0x260 0x30>; clocks = <&devosc_ck &devosc_ck>; clock-names = "clkinp", "clkinpulow"; clock-output-names = "481c5260.adpll.dcoclkldo", "481c5260.adpll.clkout", "481c5260.adpll.clkoutldo"; }; adpll_ddr_ck: adpll@290 { #clock-cells = <1>; compatible = "ti,dm814-adpll-lj-clock"; reg = <0x290 0x30>; clocks = <&devosc_ck &devosc_ck>; clock-names = "clkinp", "clkinpulow"; clock-output-names = "481c5290.adpll.dcoclkldo", "481c5290.adpll.clkout", "481c5290.adpll.clkoutldo"; }; }; &pllss_clocks { timer1_fck: timer1_fck@2e0 { #clock-cells = <0>; compatible = "ti,mux-clock"; clocks = <&sysclk18_ck &aud_clkin0_ck &aud_clkin1_ck &aud_clkin2_ck &devosc_ck &auxosc_ck &tclkin_ck>; ti,bit-shift = <3>; reg = <0x2e0>; }; timer2_fck: timer2_fck@2e0 { #clock-cells = <0>; compatible = "ti,mux-clock"; clocks = <&sysclk18_ck &aud_clkin0_ck &aud_clkin1_ck &aud_clkin2_ck &devosc_ck &auxosc_ck &tclkin_ck>; ti,bit-shift = <6>; reg = <0x2e0>; }; /* CPTS_RFT_CLK in RMII_REFCLK_SRC, usually sourced from auiod */ cpsw_cpts_rft_clk: cpsw_cpts_rft_clk { #clock-cells = <0>; compatible = "ti,mux-clock"; clocks = <&adpll_video0_ck 1 &adpll_video1_ck 1 &adpll_audio_ck 1>; ti,bit-shift = <1>; reg = <0x2e8>; }; /* REVISIT: Set up with a proper mux using RMII_REFCLK_SRC */ cpsw_125mhz_gclk: cpsw_125mhz_gclk { #clock-cells = <0>; compatible = "fixed-clock"; clock-frequency = <125000000>; }; sysclk18_ck: sysclk18_ck@2f0 { #clock-cells = <0>; compatible = "ti,mux-clock"; clocks = <&rtcosc_ck>, <&rtcdivider_ck>; ti,bit-shift = <0>; reg = <0x02f0>; }; }; &scm_clocks { devosc_ck: devosc_ck@40 { #clock-cells = <0>; compatible = "ti,mux-clock"; clocks = <&virt_20000000_ck>, <&virt_19200000_ck>; ti,bit-shift = <21>; reg = <0x0040>; }; /* Optional auxosc, 20 - 30 MHz range, assume 22.5729 MHz by default */ auxosc_ck: auxosc_ck { #clock-cells = <0>; compatible = "fixed-clock"; clock-frequency = <22572900>; }; /* Optional 32768Hz crystal or clock on RTCOSC pins */ rtcosc_ck: rtcosc_ck { #clock-cells = <0>; compatible = "fixed-clock"; clock-frequency = <32768>; }; /* Optional external clock on TCLKIN pin, set rate in baord dts file */ tclkin_ck: tclkin_ck { #clock-cells = <0>; compatible = "fixed-clock"; clock-frequency = <0>; }; virt_20000000_ck: virt_20000000_ck { #clock-cells = <0>; compatible = "fixed-clock"; clock-frequency = <20000000>; }; virt_19200000_ck: virt_19200000_ck { #clock-cells = <0>; compatible = "fixed-clock"; clock-frequency = <19200000>; }; mpu_ck: mpu_ck { #clock-cells = <0>; compatible = "fixed-clock"; clock-frequency = <1000000000>; }; }; &prcm_clocks { osc_src_ck: osc_src_ck { #clock-cells = <0>; compatible = "fixed-factor-clock"; clocks = <&devosc_ck>; clock-mult = <1>; clock-div = <1>; }; mpu_clksrc_ck: mpu_clksrc_ck@40 { #clock-cells = <0>; compatible = "ti,mux-clock"; clocks = <&devosc_ck>, <&rtcdivider_ck>; ti,bit-shift = <0>; reg = <0x0040>; }; /* Fixed divider clock 0.0016384 * devosc */ rtcdivider_ck: rtcdivider_ck { #clock-cells = <0>; compatible = "fixed-factor-clock"; clocks = <&devosc_ck>; clock-mult = <128>; clock-div = <78125>; }; /* L4_HS 220 MHz*/ sysclk4_ck: sysclk4_ck { #clock-cells = <0>; compatible = "ti,fixed-factor-clock"; clocks = <&adpll_l3_ck 1>; ti,clock-mult = <1>; ti,clock-div = <1>; }; /* L4_FWCFG */ sysclk5_ck: sysclk5_ck { #clock-cells = <0>; compatible = "ti,fixed-factor-clock"; clocks = <&adpll_l3_ck 1>; ti,clock-mult = <1>; ti,clock-div = <2>; }; /* L4_LS 110 MHz */ sysclk6_ck: sysclk6_ck { #clock-cells = <0>; compatible = "ti,fixed-factor-clock"; clocks = <&adpll_l3_ck 1>; ti,clock-mult = <1>; ti,clock-div = <2>; }; sysclk8_ck: sysclk8_ck { #clock-cells = <0>; compatible = "ti,fixed-factor-clock"; clocks = <&adpll_usb_ck 1>; ti,clock-mult = <1>; ti,clock-div = <1>; }; sysclk10_ck: sysclk10_ck { compatible = "ti,divider-clock"; reg = <0x324>; ti,max-div = <7>; #clock-cells = <0>; clocks = <&adpll_usb_ck 1>; }; aud_clkin0_ck: aud_clkin0_ck { #clock-cells = <0>; compatible = "fixed-clock"; clock-frequency = <20000000>; }; aud_clkin1_ck: aud_clkin1_ck { #clock-cells = <0>; compatible = "fixed-clock"; clock-frequency = <20000000>; }; aud_clkin2_ck: aud_clkin2_ck { #clock-cells = <0>; compatible = "fixed-clock"; clock-frequency = <20000000>; }; }; &prcm { default_cm: default_cm@500 { compatible = "ti,omap4-cm"; reg = <0x500 0x100>; #address-cells = <1>; #size-cells = <1>; ranges = <0 0x500 0x100>; default_clkctrl: clk@0 { compatible = "ti,clkctrl"; reg = <0x0 0x5c>; #clock-cells = <2>; }; }; alwon_cm: alwon_cm@1400 { compatible = "ti,omap4-cm"; reg = <0x1400 0x300>; #address-cells = <1>; #size-cells = <1>; ranges = <0 0x1400 0x300>; alwon_clkctrl: clk@0 { compatible = "ti,clkctrl"; reg = <0x0 0x228>; #clock-cells = <2>; }; }; }; |