Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 | // SPDX-License-Identifier: GPL-2.0-or-later OR MIT /* * Copyright (C) 2016 Rafał Miłecki <rafal@milecki.pl> */ #include <dt-bindings/gpio/gpio.h> #include <dt-bindings/input/input.h> #include <dt-bindings/interrupt-controller/irq.h> #include <dt-bindings/interrupt-controller/arm-gic.h> / { #address-cells = <1>; #size-cells = <1>; interrupt-parent = <&gic>; aliases { serial0 = &uart0; }; chosen { stdout-path = "serial0:115200n8"; }; cpus { #address-cells = <1>; #size-cells = <0>; cpu@0 { device_type = "cpu"; compatible = "arm,cortex-a7"; reg = <0x0>; }; }; mpcore@18310000 { compatible = "simple-bus"; ranges = <0x00000000 0x18310000 0x00008000>; #address-cells = <1>; #size-cells = <1>; gic: interrupt-controller@1000 { compatible = "arm,cortex-a7-gic"; #interrupt-cells = <3>; #address-cells = <0>; interrupt-controller; reg = <0x1000 0x1000>, <0x2000 0x0100>; }; }; timer { compatible = "arm,armv7-timer"; interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>, <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>, <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>, <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>; }; clocks { #address-cells = <1>; #size-cells = <1>; ranges; alp: oscillator { #clock-cells = <0>; compatible = "fixed-clock"; clock-frequency = <40000000>; }; }; axi@18000000 { compatible = "brcm,bus-axi"; reg = <0x18000000 0x1000>; ranges = <0x00000000 0x18000000 0x00100000>; #address-cells = <1>; #size-cells = <1>; #interrupt-cells = <1>; interrupt-map-mask = <0x000fffff 0xffff>; interrupt-map = /* ChipCommon */ <0x00000000 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>, /* IEEE 802.11 0 */ <0x00001000 0 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>, /* PCIe Controller 0 */ <0x00002000 0 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, <0x00002000 1 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, <0x00002000 2 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, <0x00002000 3 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, <0x00002000 4 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, <0x00002000 5 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, /* USB 2.0 Controller */ <0x00004000 0 &gic GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>, /* Ethernet Controller 0 */ <0x00005000 0 &gic GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>, /* IEEE 802.11 1 */ <0x0000a000 0 &gic GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>, /* Ethernet Controller 1 */ <0x0000b000 0 &gic GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; chipcommon: chipcommon@0 { compatible = "simple-bus"; reg = <0x00000000 0x1000>; ranges; #address-cells = <1>; #size-cells = <1>; gpio-controller; #gpio-cells = <2>; uart0: serial@300 { compatible = "ns16550a"; reg = <0x0300 0x100>; interrupt-parent = <&gic>; interrupts = <GIC_PPI 16 IRQ_TYPE_LEVEL_HIGH>; clocks = <&alp>; status = "okay"; }; }; pcie0: pcie@2000 { reg = <0x00002000 0x1000>; }; usb2: usb2@4000 { reg = <0x4000 0x1000>; ranges; #address-cells = <1>; #size-cells = <1>; ehci: ehci@4000 { compatible = "generic-ehci"; reg = <0x4000 0x1000>; interrupt-parent = <&gic>; interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>; #address-cells = <1>; #size-cells = <0>; ehci_port1: port@1 { reg = <1>; #trigger-source-cells = <0>; }; ehci_port2: port@2 { reg = <2>; #trigger-source-cells = <0>; }; }; ohci: ohci@d000 { #usb-cells = <0>; compatible = "generic-ohci"; reg = <0xd000 0x1000>; interrupt-parent = <&gic>; interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>; #address-cells = <1>; #size-cells = <0>; ohci_port1: port@1 { reg = <1>; #trigger-source-cells = <0>; }; ohci_port2: port@2 { reg = <2>; #trigger-source-cells = <0>; }; }; }; gmac0: ethernet@5000 { reg = <0x5000 0x1000>; }; gmac1: ethernet@b000 { reg = <0xb000 0x1000>; }; pmu@12000 { compatible = "simple-mfd", "syscon"; reg = <0x00012000 0x00001000>; ilp: ilp { compatible = "brcm,bcm53573-ilp"; clocks = <&alp>; #clock-cells = <0>; clock-output-names = "ilp"; }; }; }; }; |