Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 | /* * Copyright (c) 2016-2017 Hisilicon Limited. * * This software is available to you under a choice of one of two * licenses. You may choose to be licensed under the terms of the GNU * General Public License (GPL) Version 2, available from the file * COPYING in the main directory of this source tree, or the * OpenIB.org BSD license below: * * Redistribution and use in source and binary forms, with or * without modification, are permitted provided that the following * conditions are met: * * - Redistributions of source code must retain the above * copyright notice, this list of conditions and the following * disclaimer. * * - Redistributions in binary form must reproduce the above * copyright notice, this list of conditions and the following * disclaimer in the documentation and/or other materials * provided with the distribution. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE * SOFTWARE. */ #ifndef _HNS_ROCE_HW_V2_H #define _HNS_ROCE_HW_V2_H #include <linux/bitops.h> #define HNS_ROCE_VF_QPC_BT_NUM 256 #define HNS_ROCE_VF_SCCC_BT_NUM 64 #define HNS_ROCE_VF_SRQC_BT_NUM 64 #define HNS_ROCE_VF_CQC_BT_NUM 64 #define HNS_ROCE_VF_MPT_BT_NUM 64 #define HNS_ROCE_VF_EQC_NUM 64 #define HNS_ROCE_VF_SMAC_NUM 32 #define HNS_ROCE_VF_SGID_NUM 32 #define HNS_ROCE_VF_SL_NUM 8 #define HNS_ROCE_V2_MAX_QP_NUM 0x100000 #define HNS_ROCE_V2_MAX_QPC_TIMER_NUM 0x200 #define HNS_ROCE_V2_MAX_WQE_NUM 0x8000 #define HNS_ROCE_V2_MAX_SRQ 0x100000 #define HNS_ROCE_V2_MAX_SRQ_WR 0x8000 #define HNS_ROCE_V2_MAX_SRQ_SGE 0x100 #define HNS_ROCE_V2_MAX_CQ_NUM 0x100000 #define HNS_ROCE_V2_MAX_CQC_TIMER_NUM 0x100 #define HNS_ROCE_V2_MAX_SRQ_NUM 0x100000 #define HNS_ROCE_V2_MAX_CQE_NUM 0x400000 #define HNS_ROCE_V2_MAX_SRQWQE_NUM 0x8000 #define HNS_ROCE_V2_MAX_RQ_SGE_NUM 0x100 #define HNS_ROCE_V2_MAX_SQ_SGE_NUM 0xff #define HNS_ROCE_V2_MAX_SRQ_SGE_NUM 0x100 #define HNS_ROCE_V2_MAX_EXTEND_SGE_NUM 0x200000 #define HNS_ROCE_V2_MAX_SQ_INLINE 0x20 #define HNS_ROCE_V2_UAR_NUM 256 #define HNS_ROCE_V2_PHY_UAR_NUM 1 #define HNS_ROCE_V2_MAX_IRQ_NUM 65 #define HNS_ROCE_V2_COMP_VEC_NUM 63 #define HNS_ROCE_V2_AEQE_VEC_NUM 1 #define HNS_ROCE_V2_ABNORMAL_VEC_NUM 1 #define HNS_ROCE_V2_MAX_MTPT_NUM 0x100000 #define HNS_ROCE_V2_MAX_MTT_SEGS 0x1000000 #define HNS_ROCE_V2_MAX_CQE_SEGS 0x1000000 #define HNS_ROCE_V2_MAX_SRQWQE_SEGS 0x1000000 #define HNS_ROCE_V2_MAX_IDX_SEGS 0x1000000 #define HNS_ROCE_V2_MAX_PD_NUM 0x1000000 #define HNS_ROCE_V2_MAX_QP_INIT_RDMA 128 #define HNS_ROCE_V2_MAX_QP_DEST_RDMA 128 #define HNS_ROCE_V2_MAX_SQ_DESC_SZ 64 #define HNS_ROCE_V2_MAX_RQ_DESC_SZ 16 #define HNS_ROCE_V2_MAX_SRQ_DESC_SZ 64 #define HNS_ROCE_V2_QPC_ENTRY_SZ 256 #define HNS_ROCE_V2_IRRL_ENTRY_SZ 64 #define HNS_ROCE_V2_TRRL_ENTRY_SZ 48 #define HNS_ROCE_V2_CQC_ENTRY_SZ 64 #define HNS_ROCE_V2_SRQC_ENTRY_SZ 64 #define HNS_ROCE_V2_MTPT_ENTRY_SZ 64 #define HNS_ROCE_V2_MTT_ENTRY_SZ 64 #define HNS_ROCE_V2_CQE_ENTRY_SIZE 32 #define HNS_ROCE_V2_SCCC_ENTRY_SZ 32 #define HNS_ROCE_V2_QPC_TIMER_ENTRY_SZ PAGE_SIZE #define HNS_ROCE_V2_CQC_TIMER_ENTRY_SZ PAGE_SIZE #define HNS_ROCE_V2_PAGE_SIZE_SUPPORTED 0xFFFF000 #define HNS_ROCE_V2_MAX_INNER_MTPT_NUM 2 #define HNS_ROCE_INVALID_LKEY 0x100 #define HNS_ROCE_CMQ_TX_TIMEOUT 30000 #define HNS_ROCE_V2_UC_RC_SGE_NUM_IN_WQE 2 #define HNS_ROCE_V2_RSV_QPS 8 #define HNS_ROCE_V2_HW_RST_TIMEOUT 1000 #define HNS_ROCE_V2_HW_RST_UNINT_DELAY 100 #define HNS_ROCE_V2_HW_RST_COMPLETION_WAIT 20 #define HNS_ROCE_CONTEXT_HOP_NUM 1 #define HNS_ROCE_SCCC_HOP_NUM 1 #define HNS_ROCE_MTT_HOP_NUM 1 #define HNS_ROCE_CQE_HOP_NUM 1 #define HNS_ROCE_SRQWQE_HOP_NUM 1 #define HNS_ROCE_PBL_HOP_NUM 2 #define HNS_ROCE_EQE_HOP_NUM 2 #define HNS_ROCE_IDX_HOP_NUM 1 #define HNS_ROCE_V2_GID_INDEX_NUM 256 #define HNS_ROCE_V2_TABLE_CHUNK_SIZE (1 << 18) #define HNS_ROCE_CMD_FLAG_IN_VALID_SHIFT 0 #define HNS_ROCE_CMD_FLAG_OUT_VALID_SHIFT 1 #define HNS_ROCE_CMD_FLAG_NEXT_SHIFT 2 #define HNS_ROCE_CMD_FLAG_WR_OR_RD_SHIFT 3 #define HNS_ROCE_CMD_FLAG_NO_INTR_SHIFT 4 #define HNS_ROCE_CMD_FLAG_ERR_INTR_SHIFT 5 #define HNS_ROCE_CMD_FLAG_IN BIT(HNS_ROCE_CMD_FLAG_IN_VALID_SHIFT) #define HNS_ROCE_CMD_FLAG_OUT BIT(HNS_ROCE_CMD_FLAG_OUT_VALID_SHIFT) #define HNS_ROCE_CMD_FLAG_NEXT BIT(HNS_ROCE_CMD_FLAG_NEXT_SHIFT) #define HNS_ROCE_CMD_FLAG_WR BIT(HNS_ROCE_CMD_FLAG_WR_OR_RD_SHIFT) #define HNS_ROCE_CMD_FLAG_NO_INTR BIT(HNS_ROCE_CMD_FLAG_NO_INTR_SHIFT) #define HNS_ROCE_CMD_FLAG_ERR_INTR BIT(HNS_ROCE_CMD_FLAG_ERR_INTR_SHIFT) #define HNS_ROCE_CMQ_DESC_NUM_S 3 #define HNS_ROCE_CMQ_SCC_CLR_DONE_CNT 5 #define check_whether_last_step(hop_num, step_idx) \ ((step_idx == 0 && hop_num == HNS_ROCE_HOP_NUM_0) || \ (step_idx == 1 && hop_num == 1) || \ (step_idx == 2 && hop_num == 2)) #define HNS_ICL_SWITCH_CMD_ROCEE_SEL_SHIFT 0 #define HNS_ICL_SWITCH_CMD_ROCEE_SEL BIT(HNS_ICL_SWITCH_CMD_ROCEE_SEL_SHIFT) #define CMD_CSQ_DESC_NUM 1024 #define CMD_CRQ_DESC_NUM 1024 enum { NO_ARMED = 0x0, REG_NXT_CEQE = 0x2, REG_NXT_SE_CEQE = 0x3 }; #define V2_CQ_DB_REQ_NOT_SOL 0 #define V2_CQ_DB_REQ_NOT 1 #define V2_CQ_STATE_VALID 1 #define V2_QKEY_VAL 0x80010000 #define GID_LEN_V2 16 #define HNS_ROCE_V2_CQE_QPN_MASK 0x3ffff enum { HNS_ROCE_V2_WQE_OP_SEND = 0x0, HNS_ROCE_V2_WQE_OP_SEND_WITH_INV = 0x1, HNS_ROCE_V2_WQE_OP_SEND_WITH_IMM = 0x2, HNS_ROCE_V2_WQE_OP_RDMA_WRITE = 0x3, HNS_ROCE_V2_WQE_OP_RDMA_WRITE_WITH_IMM = 0x4, HNS_ROCE_V2_WQE_OP_RDMA_READ = 0x5, HNS_ROCE_V2_WQE_OP_ATOM_CMP_AND_SWAP = 0x6, HNS_ROCE_V2_WQE_OP_ATOM_FETCH_AND_ADD = 0x7, HNS_ROCE_V2_WQE_OP_ATOM_MSK_CMP_AND_SWAP = 0x8, HNS_ROCE_V2_WQE_OP_ATOM_MSK_FETCH_AND_ADD = 0x9, HNS_ROCE_V2_WQE_OP_FAST_REG_PMR = 0xa, HNS_ROCE_V2_WQE_OP_LOCAL_INV = 0xb, HNS_ROCE_V2_WQE_OP_BIND_MW_TYPE = 0xc, HNS_ROCE_V2_WQE_OP_MASK = 0x1f, }; enum { HNS_ROCE_SQ_OPCODE_SEND = 0x0, HNS_ROCE_SQ_OPCODE_SEND_WITH_INV = 0x1, HNS_ROCE_SQ_OPCODE_SEND_WITH_IMM = 0x2, HNS_ROCE_SQ_OPCODE_RDMA_WRITE = 0x3, HNS_ROCE_SQ_OPCODE_RDMA_WRITE_WITH_IMM = 0x4, HNS_ROCE_SQ_OPCODE_RDMA_READ = 0x5, HNS_ROCE_SQ_OPCODE_ATOMIC_COMP_AND_SWAP = 0x6, HNS_ROCE_SQ_OPCODE_ATOMIC_FETCH_AND_ADD = 0x7, HNS_ROCE_SQ_OPCODE_ATOMIC_MASK_COMP_AND_SWAP = 0x8, HNS_ROCE_SQ_OPCODE_ATOMIC_MASK_FETCH_AND_ADD = 0x9, HNS_ROCE_SQ_OPCODE_FAST_REG_WR = 0xa, HNS_ROCE_SQ_OPCODE_LOCAL_INV = 0xb, HNS_ROCE_SQ_OPCODE_BIND_MW = 0xc, }; enum { /* rq operations */ HNS_ROCE_V2_OPCODE_RDMA_WRITE_IMM = 0x0, HNS_ROCE_V2_OPCODE_SEND = 0x1, HNS_ROCE_V2_OPCODE_SEND_WITH_IMM = 0x2, HNS_ROCE_V2_OPCODE_SEND_WITH_INV = 0x3, }; enum { HNS_ROCE_V2_SQ_DB = 0x0, HNS_ROCE_V2_RQ_DB = 0x1, HNS_ROCE_V2_SRQ_DB = 0x2, HNS_ROCE_V2_CQ_DB_PTR = 0x3, HNS_ROCE_V2_CQ_DB_NTR = 0x4, }; enum { HNS_ROCE_CQE_V2_SUCCESS = 0x00, HNS_ROCE_CQE_V2_LOCAL_LENGTH_ERR = 0x01, HNS_ROCE_CQE_V2_LOCAL_QP_OP_ERR = 0x02, HNS_ROCE_CQE_V2_LOCAL_PROT_ERR = 0x04, HNS_ROCE_CQE_V2_WR_FLUSH_ERR = 0x05, HNS_ROCE_CQE_V2_MW_BIND_ERR = 0x06, HNS_ROCE_CQE_V2_BAD_RESP_ERR = 0x10, HNS_ROCE_CQE_V2_LOCAL_ACCESS_ERR = 0x11, HNS_ROCE_CQE_V2_REMOTE_INVAL_REQ_ERR = 0x12, HNS_ROCE_CQE_V2_REMOTE_ACCESS_ERR = 0x13, HNS_ROCE_CQE_V2_REMOTE_OP_ERR = 0x14, HNS_ROCE_CQE_V2_TRANSPORT_RETRY_EXC_ERR = 0x15, HNS_ROCE_CQE_V2_RNR_RETRY_EXC_ERR = 0x16, HNS_ROCE_CQE_V2_REMOTE_ABORT_ERR = 0x22, HNS_ROCE_V2_CQE_STATUS_MASK = 0xff, }; /* CMQ command */ enum hns_roce_opcode_type { HNS_QUERY_FW_VER = 0x0001, HNS_ROCE_OPC_QUERY_HW_VER = 0x8000, HNS_ROCE_OPC_CFG_GLOBAL_PARAM = 0x8001, HNS_ROCE_OPC_ALLOC_PF_RES = 0x8004, HNS_ROCE_OPC_QUERY_PF_RES = 0x8400, HNS_ROCE_OPC_ALLOC_VF_RES = 0x8401, HNS_ROCE_OPC_CFG_EXT_LLM = 0x8403, HNS_ROCE_OPC_CFG_TMOUT_LLM = 0x8404, HNS_ROCE_OPC_QUERY_PF_TIMER_RES = 0x8406, HNS_ROCE_OPC_CFG_SGID_TB = 0x8500, HNS_ROCE_OPC_CFG_SMAC_TB = 0x8501, HNS_ROCE_OPC_POST_MB = 0x8504, HNS_ROCE_OPC_QUERY_MB_ST = 0x8505, HNS_ROCE_OPC_CFG_BT_ATTR = 0x8506, HNS_ROCE_OPC_FUNC_CLEAR = 0x8508, HNS_ROCE_OPC_CLR_SCCC = 0x8509, HNS_ROCE_OPC_QUERY_SCCC = 0x850a, HNS_ROCE_OPC_RESET_SCCC = 0x850b, HNS_SWITCH_PARAMETER_CFG = 0x1033, }; enum { TYPE_CRQ, TYPE_CSQ, }; enum hns_roce_cmd_return_status { CMD_EXEC_SUCCESS = 0, CMD_NO_AUTH = 1, CMD_NOT_EXEC = 2, CMD_QUEUE_FULL = 3, }; enum hns_roce_sgid_type { GID_TYPE_FLAG_ROCE_V1 = 0, GID_TYPE_FLAG_ROCE_V2_IPV4, GID_TYPE_FLAG_ROCE_V2_IPV6, }; struct hns_roce_v2_cq_context { __le32 byte_4_pg_ceqn; __le32 byte_8_cqn; __le32 cqe_cur_blk_addr; __le32 byte_16_hop_addr; __le32 cqe_nxt_blk_addr; __le32 byte_24_pgsz_addr; __le32 byte_28_cq_pi; __le32 byte_32_cq_ci; __le32 cqe_ba; __le32 byte_40_cqe_ba; __le32 byte_44_db_record; __le32 db_record_addr; __le32 byte_52_cqe_cnt; __le32 byte_56_cqe_period_maxcnt; __le32 cqe_report_timer; __le32 byte_64_se_cqe_idx; }; #define HNS_ROCE_V2_CQ_DEFAULT_BURST_NUM 0x0 #define HNS_ROCE_V2_CQ_DEFAULT_INTERVAL 0x0 #define V2_CQC_BYTE_4_CQ_ST_S 0 #define V2_CQC_BYTE_4_CQ_ST_M GENMASK(1, 0) #define V2_CQC_BYTE_4_POLL_S 2 #define V2_CQC_BYTE_4_SE_S 3 #define V2_CQC_BYTE_4_OVER_IGNORE_S 4 #define V2_CQC_BYTE_4_COALESCE_S 5 #define V2_CQC_BYTE_4_ARM_ST_S 6 #define V2_CQC_BYTE_4_ARM_ST_M GENMASK(7, 6) #define V2_CQC_BYTE_4_SHIFT_S 8 #define V2_CQC_BYTE_4_SHIFT_M GENMASK(12, 8) #define V2_CQC_BYTE_4_CMD_SN_S 13 #define V2_CQC_BYTE_4_CMD_SN_M GENMASK(14, 13) #define V2_CQC_BYTE_4_CEQN_S 15 #define V2_CQC_BYTE_4_CEQN_M GENMASK(23, 15) #define V2_CQC_BYTE_4_PAGE_OFFSET_S 24 #define V2_CQC_BYTE_4_PAGE_OFFSET_M GENMASK(31, 24) #define V2_CQC_BYTE_8_CQN_S 0 #define V2_CQC_BYTE_8_CQN_M GENMASK(23, 0) #define V2_CQC_BYTE_16_CQE_CUR_BLK_ADDR_S 0 #define V2_CQC_BYTE_16_CQE_CUR_BLK_ADDR_M GENMASK(19, 0) #define V2_CQC_BYTE_16_CQE_HOP_NUM_S 30 #define V2_CQC_BYTE_16_CQE_HOP_NUM_M GENMASK(31, 30) #define V2_CQC_BYTE_24_CQE_NXT_BLK_ADDR_S 0 #define V2_CQC_BYTE_24_CQE_NXT_BLK_ADDR_M GENMASK(19, 0) #define V2_CQC_BYTE_24_CQE_BA_PG_SZ_S 24 #define V2_CQC_BYTE_24_CQE_BA_PG_SZ_M GENMASK(27, 24) #define V2_CQC_BYTE_24_CQE_BUF_PG_SZ_S 28 #define V2_CQC_BYTE_24_CQE_BUF_PG_SZ_M GENMASK(31, 28) #define V2_CQC_BYTE_28_CQ_PRODUCER_IDX_S 0 #define V2_CQC_BYTE_28_CQ_PRODUCER_IDX_M GENMASK(23, 0) #define V2_CQC_BYTE_32_CQ_CONSUMER_IDX_S 0 #define V2_CQC_BYTE_32_CQ_CONSUMER_IDX_M GENMASK(23, 0) #define V2_CQC_BYTE_40_CQE_BA_S 0 #define V2_CQC_BYTE_40_CQE_BA_M GENMASK(28, 0) #define V2_CQC_BYTE_44_DB_RECORD_EN_S 0 #define V2_CQC_BYTE_44_DB_RECORD_ADDR_S 1 #define V2_CQC_BYTE_44_DB_RECORD_ADDR_M GENMASK(31, 1) #define V2_CQC_BYTE_52_CQE_CNT_S 0 #define V2_CQC_BYTE_52_CQE_CNT_M GENMASK(23, 0) #define V2_CQC_BYTE_56_CQ_MAX_CNT_S 0 #define V2_CQC_BYTE_56_CQ_MAX_CNT_M GENMASK(15, 0) #define V2_CQC_BYTE_56_CQ_PERIOD_S 16 #define V2_CQC_BYTE_56_CQ_PERIOD_M GENMASK(31, 16) #define V2_CQC_BYTE_64_SE_CQE_IDX_S 0 #define V2_CQC_BYTE_64_SE_CQE_IDX_M GENMASK(23, 0) struct hns_roce_srq_context { __le32 byte_4_srqn_srqst; __le32 byte_8_limit_wl; __le32 byte_12_xrcd; __le32 byte_16_pi_ci; __le32 wqe_bt_ba; __le32 byte_24_wqe_bt_ba; __le32 byte_28_rqws_pd; __le32 idx_bt_ba; __le32 rsv_idx_bt_ba; __le32 idx_cur_blk_addr; __le32 byte_44_idxbufpgsz_addr; __le32 idx_nxt_blk_addr; __le32 rsv_idxnxtblkaddr; __le32 byte_56_xrc_cqn; __le32 db_record_addr_record_en; __le32 db_record_addr; }; #define SRQC_BYTE_4_SRQ_ST_S 0 #define SRQC_BYTE_4_SRQ_ST_M GENMASK(1, 0) #define SRQC_BYTE_4_SRQ_WQE_HOP_NUM_S 2 #define SRQC_BYTE_4_SRQ_WQE_HOP_NUM_M GENMASK(3, 2) #define SRQC_BYTE_4_SRQ_SHIFT_S 4 #define SRQC_BYTE_4_SRQ_SHIFT_M GENMASK(7, 4) #define SRQC_BYTE_4_SRQN_S 8 #define SRQC_BYTE_4_SRQN_M GENMASK(31, 8) #define SRQC_BYTE_8_SRQ_LIMIT_WL_S 0 #define SRQC_BYTE_8_SRQ_LIMIT_WL_M GENMASK(15, 0) #define SRQC_BYTE_12_SRQ_XRCD_S 0 #define SRQC_BYTE_12_SRQ_XRCD_M GENMASK(23, 0) #define SRQC_BYTE_16_SRQ_PRODUCER_IDX_S 0 #define SRQC_BYTE_16_SRQ_PRODUCER_IDX_M GENMASK(15, 0) #define SRQC_BYTE_16_SRQ_CONSUMER_IDX_S 0 #define SRQC_BYTE_16_SRQ_CONSUMER_IDX_M GENMASK(31, 16) #define SRQC_BYTE_24_SRQ_WQE_BT_BA_S 0 #define SRQC_BYTE_24_SRQ_WQE_BT_BA_M GENMASK(28, 0) #define SRQC_BYTE_28_PD_S 0 #define SRQC_BYTE_28_PD_M GENMASK(23, 0) #define SRQC_BYTE_28_RQWS_S 24 #define SRQC_BYTE_28_RQWS_M GENMASK(27, 24) #define SRQC_BYTE_36_SRQ_IDX_BT_BA_S 0 #define SRQC_BYTE_36_SRQ_IDX_BT_BA_M GENMASK(28, 0) #define SRQC_BYTE_44_SRQ_IDX_CUR_BLK_ADDR_S 0 #define SRQC_BYTE_44_SRQ_IDX_CUR_BLK_ADDR_M GENMASK(19, 0) #define SRQC_BYTE_44_SRQ_IDX_HOP_NUM_S 22 #define SRQC_BYTE_44_SRQ_IDX_HOP_NUM_M GENMASK(23, 22) #define SRQC_BYTE_44_SRQ_IDX_BA_PG_SZ_S 24 #define SRQC_BYTE_44_SRQ_IDX_BA_PG_SZ_M GENMASK(27, 24) #define SRQC_BYTE_44_SRQ_IDX_BUF_PG_SZ_S 28 #define SRQC_BYTE_44_SRQ_IDX_BUF_PG_SZ_M GENMASK(31, 28) #define SRQC_BYTE_52_SRQ_IDX_NXT_BLK_ADDR_S 0 #define SRQC_BYTE_52_SRQ_IDX_NXT_BLK_ADDR_M GENMASK(19, 0) #define SRQC_BYTE_56_SRQ_XRC_CQN_S 0 #define SRQC_BYTE_56_SRQ_XRC_CQN_M GENMASK(23, 0) #define SRQC_BYTE_56_SRQ_WQE_BA_PG_SZ_S 24 #define SRQC_BYTE_56_SRQ_WQE_BA_PG_SZ_M GENMASK(27, 24) #define SRQC_BYTE_56_SRQ_WQE_BUF_PG_SZ_S 28 #define SRQC_BYTE_56_SRQ_WQE_BUF_PG_SZ_M GENMASK(31, 28) #define SRQC_BYTE_60_SRQ_RECORD_EN_S 0 #define SRQC_BYTE_60_SRQ_DB_RECORD_ADDR_S 1 #define SRQC_BYTE_60_SRQ_DB_RECORD_ADDR_M GENMASK(31, 1) enum{ V2_MPT_ST_VALID = 0x1, V2_MPT_ST_FREE = 0x2, }; enum hns_roce_v2_qp_state { HNS_ROCE_QP_ST_RST, HNS_ROCE_QP_ST_INIT, HNS_ROCE_QP_ST_RTR, HNS_ROCE_QP_ST_RTS, HNS_ROCE_QP_ST_SQER, HNS_ROCE_QP_ST_SQD, HNS_ROCE_QP_ST_ERR, HNS_ROCE_QP_ST_SQ_DRAINING, HNS_ROCE_QP_NUM_ST }; struct hns_roce_v2_qp_context { __le32 byte_4_sqpn_tst; __le32 wqe_sge_ba; __le32 byte_12_sq_hop; __le32 byte_16_buf_ba_pg_sz; __le32 byte_20_smac_sgid_idx; __le32 byte_24_mtu_tc; __le32 byte_28_at_fl; u8 dgid[GID_LEN_V2]; __le32 dmac; __le32 byte_52_udpspn_dmac; __le32 byte_56_dqpn_err; __le32 byte_60_qpst_tempid; __le32 qkey_xrcd; __le32 byte_68_rq_db; __le32 rq_db_record_addr; __le32 byte_76_srqn_op_en; __le32 byte_80_rnr_rx_cqn; __le32 byte_84_rq_ci_pi; __le32 rq_cur_blk_addr; __le32 byte_92_srq_info; __le32 byte_96_rx_reqmsn; __le32 rq_nxt_blk_addr; __le32 byte_104_rq_sge; __le32 byte_108_rx_reqepsn; __le32 rq_rnr_timer; __le32 rx_msg_len; __le32 rx_rkey_pkt_info; __le64 rx_va; __le32 byte_132_trrl; __le32 trrl_ba; __le32 byte_140_raq; __le32 byte_144_raq; __le32 byte_148_raq; __le32 byte_152_raq; __le32 byte_156_raq; __le32 byte_160_sq_ci_pi; __le32 sq_cur_blk_addr; __le32 byte_168_irrl_idx; __le32 byte_172_sq_psn; __le32 byte_176_msg_pktn; __le32 sq_cur_sge_blk_addr; __le32 byte_184_irrl_idx; __le32 cur_sge_offset; __le32 byte_192_ext_sge; __le32 byte_196_sq_psn; __le32 byte_200_sq_max; __le32 irrl_ba; __le32 byte_208_irrl; __le32 byte_212_lsn; __le32 sq_timer; __le32 byte_220_retry_psn_msn; __le32 byte_224_retry_msg; __le32 rx_sq_cur_blk_addr; __le32 byte_232_irrl_sge; __le32 irrl_cur_sge_offset; __le32 byte_240_irrl_tail; __le32 byte_244_rnr_rxack; __le32 byte_248_ack_psn; __le32 byte_252_err_txcqn; __le32 byte_256_sqflush_rqcqe; }; #define V2_QPC_BYTE_4_TST_S 0 #define V2_QPC_BYTE_4_TST_M GENMASK(2, 0) #define V2_QPC_BYTE_4_SGE_SHIFT_S 3 #define V2_QPC_BYTE_4_SGE_SHIFT_M GENMASK(7, 3) #define V2_QPC_BYTE_4_SQPN_S 8 #define V2_QPC_BYTE_4_SQPN_M GENMASK(31, 8) #define V2_QPC_BYTE_12_WQE_SGE_BA_S 0 #define V2_QPC_BYTE_12_WQE_SGE_BA_M GENMASK(28, 0) #define V2_QPC_BYTE_12_SQ_HOP_NUM_S 29 #define V2_QPC_BYTE_12_SQ_HOP_NUM_M GENMASK(30, 29) #define V2_QPC_BYTE_12_RSVD_LKEY_EN_S 31 #define V2_QPC_BYTE_16_WQE_SGE_BA_PG_SZ_S 0 #define V2_QPC_BYTE_16_WQE_SGE_BA_PG_SZ_M GENMASK(3, 0) #define V2_QPC_BYTE_16_WQE_SGE_BUF_PG_SZ_S 4 #define V2_QPC_BYTE_16_WQE_SGE_BUF_PG_SZ_M GENMASK(7, 4) #define V2_QPC_BYTE_16_PD_S 8 #define V2_QPC_BYTE_16_PD_M GENMASK(31, 8) #define V2_QPC_BYTE_20_RQ_HOP_NUM_S 0 #define V2_QPC_BYTE_20_RQ_HOP_NUM_M GENMASK(1, 0) #define V2_QPC_BYTE_20_SGE_HOP_NUM_S 2 #define V2_QPC_BYTE_20_SGE_HOP_NUM_M GENMASK(3, 2) #define V2_QPC_BYTE_20_RQWS_S 4 #define V2_QPC_BYTE_20_RQWS_M GENMASK(7, 4) #define V2_QPC_BYTE_20_SQ_SHIFT_S 8 #define V2_QPC_BYTE_20_SQ_SHIFT_M GENMASK(11, 8) #define V2_QPC_BYTE_20_RQ_SHIFT_S 12 #define V2_QPC_BYTE_20_RQ_SHIFT_M GENMASK(15, 12) #define V2_QPC_BYTE_20_SGID_IDX_S 16 #define V2_QPC_BYTE_20_SGID_IDX_M GENMASK(23, 16) #define V2_QPC_BYTE_20_SMAC_IDX_S 24 #define V2_QPC_BYTE_20_SMAC_IDX_M GENMASK(31, 24) #define V2_QPC_BYTE_24_HOP_LIMIT_S 0 #define V2_QPC_BYTE_24_HOP_LIMIT_M GENMASK(7, 0) #define V2_QPC_BYTE_24_TC_S 8 #define V2_QPC_BYTE_24_TC_M GENMASK(15, 8) #define V2_QPC_BYTE_24_VLAN_ID_S 16 #define V2_QPC_BYTE_24_VLAN_ID_M GENMASK(27, 16) #define V2_QPC_BYTE_24_MTU_S 28 #define V2_QPC_BYTE_24_MTU_M GENMASK(31, 28) #define V2_QPC_BYTE_28_FL_S 0 #define V2_QPC_BYTE_28_FL_M GENMASK(19, 0) #define V2_QPC_BYTE_28_SL_S 20 #define V2_QPC_BYTE_28_SL_M GENMASK(23, 20) #define V2_QPC_BYTE_28_CNP_TX_FLAG_S 24 #define V2_QPC_BYTE_28_CE_FLAG_S 25 #define V2_QPC_BYTE_28_LBI_S 26 #define V2_QPC_BYTE_28_AT_S 27 #define V2_QPC_BYTE_28_AT_M GENMASK(31, 27) #define V2_QPC_BYTE_52_DMAC_S 0 #define V2_QPC_BYTE_52_DMAC_M GENMASK(15, 0) #define V2_QPC_BYTE_52_UDPSPN_S 16 #define V2_QPC_BYTE_52_UDPSPN_M GENMASK(31, 16) #define V2_QPC_BYTE_56_DQPN_S 0 #define V2_QPC_BYTE_56_DQPN_M GENMASK(23, 0) #define V2_QPC_BYTE_56_SQ_TX_ERR_S 24 #define V2_QPC_BYTE_56_SQ_RX_ERR_S 25 #define V2_QPC_BYTE_56_RQ_TX_ERR_S 26 #define V2_QPC_BYTE_56_RQ_RX_ERR_S 27 #define V2_QPC_BYTE_56_LP_PKTN_INI_S 28 #define V2_QPC_BYTE_56_LP_PKTN_INI_M GENMASK(31, 28) #define V2_QPC_BYTE_60_TEMPID_S 0 #define V2_QPC_BYTE_60_TEMPID_M GENMASK(7, 0) #define V2_QPC_BYTE_60_SCC_TOKEN_S 8 #define V2_QPC_BYTE_60_SCC_TOKEN_M GENMASK(26, 8) #define V2_QPC_BYTE_60_SQ_DB_DOING_S 27 #define V2_QPC_BYTE_60_RQ_DB_DOING_S 28 #define V2_QPC_BYTE_60_QP_ST_S 29 #define V2_QPC_BYTE_60_QP_ST_M GENMASK(31, 29) #define V2_QPC_BYTE_68_RQ_RECORD_EN_S 0 #define V2_QPC_BYTE_68_RQ_DB_RECORD_ADDR_S 1 #define V2_QPC_BYTE_68_RQ_DB_RECORD_ADDR_M GENMASK(31, 1) #define V2_QPC_BYTE_76_SRQN_S 0 #define V2_QPC_BYTE_76_SRQN_M GENMASK(23, 0) #define V2_QPC_BYTE_76_SRQ_EN_S 24 #define V2_QPC_BYTE_76_RRE_S 25 #define V2_QPC_BYTE_76_RWE_S 26 #define V2_QPC_BYTE_76_ATE_S 27 #define V2_QPC_BYTE_76_RQIE_S 28 #define V2_QPC_BYTE_76_RQ_VLAN_EN_S 30 #define V2_QPC_BYTE_80_RX_CQN_S 0 #define V2_QPC_BYTE_80_RX_CQN_M GENMASK(23, 0) #define V2_QPC_BYTE_80_MIN_RNR_TIME_S 27 #define V2_QPC_BYTE_80_MIN_RNR_TIME_M GENMASK(31, 27) #define V2_QPC_BYTE_84_RQ_PRODUCER_IDX_S 0 #define V2_QPC_BYTE_84_RQ_PRODUCER_IDX_M GENMASK(15, 0) #define V2_QPC_BYTE_84_RQ_CONSUMER_IDX_S 16 #define V2_QPC_BYTE_84_RQ_CONSUMER_IDX_M GENMASK(31, 16) #define V2_QPC_BYTE_92_RQ_CUR_BLK_ADDR_S 0 #define V2_QPC_BYTE_92_RQ_CUR_BLK_ADDR_M GENMASK(19, 0) #define V2_QPC_BYTE_92_SRQ_INFO_S 20 #define V2_QPC_BYTE_92_SRQ_INFO_M GENMASK(31, 20) #define V2_QPC_BYTE_96_RX_REQ_MSN_S 0 #define V2_QPC_BYTE_96_RX_REQ_MSN_M GENMASK(23, 0) #define V2_QPC_BYTE_104_RQ_NXT_BLK_ADDR_S 0 #define V2_QPC_BYTE_104_RQ_NXT_BLK_ADDR_M GENMASK(19, 0) #define V2_QPC_BYTE_104_RQ_CUR_WQE_SGE_NUM_S 24 #define V2_QPC_BYTE_104_RQ_CUR_WQE_SGE_NUM_M GENMASK(31, 24) #define V2_QPC_BYTE_108_INV_CREDIT_S 0 #define V2_QPC_BYTE_108_RX_REQ_PSN_ERR_S 3 #define V2_QPC_BYTE_108_RX_REQ_LAST_OPTYPE_S 4 #define V2_QPC_BYTE_108_RX_REQ_LAST_OPTYPE_M GENMASK(6, 4) #define V2_QPC_BYTE_108_RX_REQ_RNR_S 7 #define V2_QPC_BYTE_108_RX_REQ_EPSN_S 8 #define V2_QPC_BYTE_108_RX_REQ_EPSN_M GENMASK(31, 8) #define V2_QPC_BYTE_132_TRRL_HEAD_MAX_S 0 #define V2_QPC_BYTE_132_TRRL_HEAD_MAX_M GENMASK(7, 0) #define V2_QPC_BYTE_132_TRRL_TAIL_MAX_S 8 #define V2_QPC_BYTE_132_TRRL_TAIL_MAX_M GENMASK(15, 8) #define V2_QPC_BYTE_132_TRRL_BA_S 16 #define V2_QPC_BYTE_132_TRRL_BA_M GENMASK(31, 16) #define V2_QPC_BYTE_140_TRRL_BA_S 0 #define V2_QPC_BYTE_140_TRRL_BA_M GENMASK(11, 0) #define V2_QPC_BYTE_140_RR_MAX_S 12 #define V2_QPC_BYTE_140_RR_MAX_M GENMASK(14, 12) #define V2_QPC_BYTE_140_RQ_RTY_WAIT_DO_S 15 #define V2_QPC_BYTE_140_RAQ_TRRL_HEAD_S 16 #define V2_QPC_BYTE_140_RAQ_TRRL_HEAD_M GENMASK(23, 16) #define V2_QPC_BYTE_140_RAQ_TRRL_TAIL_S 24 #define V2_QPC_BYTE_140_RAQ_TRRL_TAIL_M GENMASK(31, 24) #define V2_QPC_BYTE_144_RAQ_RTY_INI_PSN_S 0 #define V2_QPC_BYTE_144_RAQ_RTY_INI_PSN_M GENMASK(23, 0) #define V2_QPC_BYTE_144_RAQ_CREDIT_S 25 #define V2_QPC_BYTE_144_RAQ_CREDIT_M GENMASK(29, 25) #define V2_QPC_BYTE_144_RESP_RTY_FLG_S 31 #define V2_QPC_BYTE_148_RQ_MSN_S 0 #define V2_QPC_BYTE_148_RQ_MSN_M GENMASK(23, 0) #define V2_QPC_BYTE_148_RAQ_SYNDROME_S 24 #define V2_QPC_BYTE_148_RAQ_SYNDROME_M GENMASK(31, 24) #define V2_QPC_BYTE_152_RAQ_PSN_S 0 #define V2_QPC_BYTE_152_RAQ_PSN_M GENMASK(23, 0) #define V2_QPC_BYTE_152_RAQ_TRRL_RTY_HEAD_S 24 #define V2_QPC_BYTE_152_RAQ_TRRL_RTY_HEAD_M GENMASK(31, 24) #define V2_QPC_BYTE_156_RAQ_USE_PKTN_S 0 #define V2_QPC_BYTE_156_RAQ_USE_PKTN_M GENMASK(23, 0) #define V2_QPC_BYTE_160_SQ_PRODUCER_IDX_S 0 #define V2_QPC_BYTE_160_SQ_PRODUCER_IDX_M GENMASK(15, 0) #define V2_QPC_BYTE_160_SQ_CONSUMER_IDX_S 16 #define V2_QPC_BYTE_160_SQ_CONSUMER_IDX_M GENMASK(31, 16) #define V2_QPC_BYTE_168_SQ_CUR_BLK_ADDR_S 0 #define V2_QPC_BYTE_168_SQ_CUR_BLK_ADDR_M GENMASK(19, 0) #define V2_QPC_BYTE_168_MSG_RTY_LP_FLG_S 20 #define V2_QPC_BYTE_168_SQ_INVLD_FLG_S 21 #define V2_QPC_BYTE_168_LP_SGEN_INI_S 22 #define V2_QPC_BYTE_168_LP_SGEN_INI_M GENMASK(23, 22) #define V2_QPC_BYTE_168_SQ_VLAN_EN_S 24 #define V2_QPC_BYTE_168_POLL_DB_WAIT_DO_S 25 #define V2_QPC_BYTE_168_SCC_TOKEN_FORBID_SQ_DEQ_S 26 #define V2_QPC_BYTE_168_WAIT_ACK_TIMEOUT_S 27 #define V2_QPC_BYTE_168_IRRL_IDX_LSB_S 28 #define V2_QPC_BYTE_168_IRRL_IDX_LSB_M GENMASK(31, 28) #define V2_QPC_BYTE_172_ACK_REQ_FREQ_S 0 #define V2_QPC_BYTE_172_ACK_REQ_FREQ_M GENMASK(5, 0) #define V2_QPC_BYTE_172_MSG_RNR_FLG_S 6 #define V2_QPC_BYTE_172_FRE_S 7 #define V2_QPC_BYTE_172_SQ_CUR_PSN_S 8 #define V2_QPC_BYTE_172_SQ_CUR_PSN_M GENMASK(31, 8) #define V2_QPC_BYTE_176_MSG_USE_PKTN_S 0 #define V2_QPC_BYTE_176_MSG_USE_PKTN_M GENMASK(23, 0) #define V2_QPC_BYTE_176_IRRL_HEAD_PRE_S 24 #define V2_QPC_BYTE_176_IRRL_HEAD_PRE_M GENMASK(31, 24) #define V2_QPC_BYTE_184_SQ_CUR_SGE_BLK_ADDR_S 0 #define V2_QPC_BYTE_184_SQ_CUR_SGE_BLK_ADDR_M GENMASK(19, 0) #define V2_QPC_BYTE_184_IRRL_IDX_MSB_S 20 #define V2_QPC_BYTE_184_IRRL_IDX_MSB_M GENMASK(31, 20) #define V2_QPC_BYTE_192_CUR_SGE_IDX_S 0 #define V2_QPC_BYTE_192_CUR_SGE_IDX_M GENMASK(23, 0) #define V2_QPC_BYTE_192_EXT_SGE_NUM_LEFT_S 24 #define V2_QPC_BYTE_192_EXT_SGE_NUM_LEFT_M GENMASK(31, 24) #define V2_QPC_BYTE_196_IRRL_HEAD_S 0 #define V2_QPC_BYTE_196_IRRL_HEAD_M GENMASK(7, 0) #define V2_QPC_BYTE_196_SQ_MAX_PSN_S 8 #define V2_QPC_BYTE_196_SQ_MAX_PSN_M GENMASK(31, 8) #define V2_QPC_BYTE_200_SQ_MAX_IDX_S 0 #define V2_QPC_BYTE_200_SQ_MAX_IDX_M GENMASK(15, 0) #define V2_QPC_BYTE_200_LCL_OPERATED_CNT_S 16 #define V2_QPC_BYTE_200_LCL_OPERATED_CNT_M GENMASK(31, 16) #define V2_QPC_BYTE_208_IRRL_BA_S 0 #define V2_QPC_BYTE_208_IRRL_BA_M GENMASK(25, 0) #define V2_QPC_BYTE_208_PKT_RNR_FLG_S 26 #define V2_QPC_BYTE_208_PKT_RTY_FLG_S 27 #define V2_QPC_BYTE_208_RMT_E2E_S 28 #define V2_QPC_BYTE_208_SR_MAX_S 29 #define V2_QPC_BYTE_208_SR_MAX_M GENMASK(31, 29) #define V2_QPC_BYTE_212_LSN_S 0 #define V2_QPC_BYTE_212_LSN_M GENMASK(23, 0) #define V2_QPC_BYTE_212_RETRY_NUM_INIT_S 24 #define V2_QPC_BYTE_212_RETRY_NUM_INIT_M GENMASK(26, 24) #define V2_QPC_BYTE_212_CHECK_FLG_S 27 #define V2_QPC_BYTE_212_CHECK_FLG_M GENMASK(28, 27) #define V2_QPC_BYTE_212_RETRY_CNT_S 29 #define V2_QPC_BYTE_212_RETRY_CNT_M GENMASK(31, 29) #define V2_QPC_BYTE_220_RETRY_MSG_MSN_S 0 #define V2_QPC_BYTE_220_RETRY_MSG_MSN_M GENMASK(15, 0) #define V2_QPC_BYTE_220_RETRY_MSG_PSN_S 16 #define V2_QPC_BYTE_220_RETRY_MSG_PSN_M GENMASK(31, 16) #define V2_QPC_BYTE_224_RETRY_MSG_PSN_S 0 #define V2_QPC_BYTE_224_RETRY_MSG_PSN_M GENMASK(7, 0) #define V2_QPC_BYTE_224_RETRY_MSG_FPKT_PSN_S 8 #define V2_QPC_BYTE_224_RETRY_MSG_FPKT_PSN_M GENMASK(31, 8) #define V2_QPC_BYTE_232_RX_SQ_CUR_BLK_ADDR_S 0 #define V2_QPC_BYTE_232_RX_SQ_CUR_BLK_ADDR_M GENMASK(19, 0) #define V2_QPC_BYTE_232_IRRL_SGE_IDX_S 20 #define V2_QPC_BYTE_232_IRRL_SGE_IDX_M GENMASK(28, 20) #define V2_QPC_BYTE_232_SO_LP_VLD_S 29 #define V2_QPC_BYTE_232_FENCE_LP_VLD_S 30 #define V2_QPC_BYTE_232_IRRL_LP_VLD_S 31 #define V2_QPC_BYTE_240_IRRL_TAIL_REAL_S 0 #define V2_QPC_BYTE_240_IRRL_TAIL_REAL_M GENMASK(7, 0) #define V2_QPC_BYTE_240_IRRL_TAIL_RD_S 8 #define V2_QPC_BYTE_240_IRRL_TAIL_RD_M GENMASK(15, 8) #define V2_QPC_BYTE_240_RX_ACK_MSN_S 16 #define V2_QPC_BYTE_240_RX_ACK_MSN_M GENMASK(31, 16) #define V2_QPC_BYTE_244_RX_ACK_EPSN_S 0 #define V2_QPC_BYTE_244_RX_ACK_EPSN_M GENMASK(23, 0) #define V2_QPC_BYTE_244_RNR_NUM_INIT_S 24 #define V2_QPC_BYTE_244_RNR_NUM_INIT_M GENMASK(26, 24) #define V2_QPC_BYTE_244_RNR_CNT_S 27 #define V2_QPC_BYTE_244_RNR_CNT_M GENMASK(29, 27) #define V2_QPC_BYTE_244_LCL_OP_FLG_S 30 #define V2_QPC_BYTE_244_IRRL_RD_FLG_S 31 #define V2_QPC_BYTE_248_IRRL_PSN_S 0 #define V2_QPC_BYTE_248_IRRL_PSN_M GENMASK(23, 0) #define V2_QPC_BYTE_248_ACK_PSN_ERR_S 24 #define V2_QPC_BYTE_248_ACK_LAST_OPTYPE_S 25 #define V2_QPC_BYTE_248_ACK_LAST_OPTYPE_M GENMASK(26, 25) #define V2_QPC_BYTE_248_IRRL_PSN_VLD_S 27 #define V2_QPC_BYTE_248_RNR_RETRY_FLAG_S 28 #define V2_QPC_BYTE_248_CQ_ERR_IND_S 31 #define V2_QPC_BYTE_252_TX_CQN_S 0 #define V2_QPC_BYTE_252_TX_CQN_M GENMASK(23, 0) #define V2_QPC_BYTE_252_SIG_TYPE_S 24 #define V2_QPC_BYTE_252_ERR_TYPE_S 25 #define V2_QPC_BYTE_252_ERR_TYPE_M GENMASK(31, 25) #define V2_QPC_BYTE_256_RQ_CQE_IDX_S 0 #define V2_QPC_BYTE_256_RQ_CQE_IDX_M GENMASK(15, 0) #define V2_QPC_BYTE_256_SQ_FLUSH_IDX_S 16 #define V2_QPC_BYTE_256_SQ_FLUSH_IDX_M GENMASK(31, 16) #define V2_QP_RWE_S 1 /* rdma write enable */ #define V2_QP_RRE_S 2 /* rdma read enable */ #define V2_QP_ATE_S 3 /* rdma atomic enable */ struct hns_roce_v2_cqe { __le32 byte_4; union { __le32 rkey; __le32 immtdata; }; __le32 byte_12; __le32 byte_16; __le32 byte_cnt; u8 smac[4]; __le32 byte_28; __le32 byte_32; }; #define V2_CQE_BYTE_4_OPCODE_S 0 #define V2_CQE_BYTE_4_OPCODE_M GENMASK(4, 0) #define V2_CQE_BYTE_4_RQ_INLINE_S 5 #define V2_CQE_BYTE_4_S_R_S 6 #define V2_CQE_BYTE_4_OWNER_S 7 #define V2_CQE_BYTE_4_STATUS_S 8 #define V2_CQE_BYTE_4_STATUS_M GENMASK(15, 8) #define V2_CQE_BYTE_4_WQE_INDX_S 16 #define V2_CQE_BYTE_4_WQE_INDX_M GENMASK(31, 16) #define V2_CQE_BYTE_12_XRC_SRQN_S 0 #define V2_CQE_BYTE_12_XRC_SRQN_M GENMASK(23, 0) #define V2_CQE_BYTE_16_LCL_QPN_S 0 #define V2_CQE_BYTE_16_LCL_QPN_M GENMASK(23, 0) #define V2_CQE_BYTE_16_SUB_STATUS_S 24 #define V2_CQE_BYTE_16_SUB_STATUS_M GENMASK(31, 24) #define V2_CQE_BYTE_28_SMAC_4_S 0 #define V2_CQE_BYTE_28_SMAC_4_M GENMASK(7, 0) #define V2_CQE_BYTE_28_SMAC_5_S 8 #define V2_CQE_BYTE_28_SMAC_5_M GENMASK(15, 8) #define V2_CQE_BYTE_28_PORT_TYPE_S 16 #define V2_CQE_BYTE_28_PORT_TYPE_M GENMASK(17, 16) #define V2_CQE_BYTE_28_VID_S 18 #define V2_CQE_BYTE_28_VID_M GENMASK(29, 18) #define V2_CQE_BYTE_28_VID_VLD_S 30 #define V2_CQE_BYTE_32_RMT_QPN_S 0 #define V2_CQE_BYTE_32_RMT_QPN_M GENMASK(23, 0) #define V2_CQE_BYTE_32_SL_S 24 #define V2_CQE_BYTE_32_SL_M GENMASK(26, 24) #define V2_CQE_BYTE_32_PORTN_S 27 #define V2_CQE_BYTE_32_PORTN_M GENMASK(29, 27) #define V2_CQE_BYTE_32_GRH_S 30 #define V2_CQE_BYTE_32_LPK_S 31 struct hns_roce_v2_mpt_entry { __le32 byte_4_pd_hop_st; __le32 byte_8_mw_cnt_en; __le32 byte_12_mw_pa; __le32 bound_lkey; __le32 len_l; __le32 len_h; __le32 lkey; __le32 va_l; __le32 va_h; __le32 pbl_size; __le32 pbl_ba_l; __le32 byte_48_mode_ba; __le32 pa0_l; __le32 byte_56_pa0_h; __le32 pa1_l; __le32 byte_64_buf_pa1; }; #define V2_MPT_BYTE_4_MPT_ST_S 0 #define V2_MPT_BYTE_4_MPT_ST_M GENMASK(1, 0) #define V2_MPT_BYTE_4_PBL_HOP_NUM_S 2 #define V2_MPT_BYTE_4_PBL_HOP_NUM_M GENMASK(3, 2) #define V2_MPT_BYTE_4_PBL_BA_PG_SZ_S 4 #define V2_MPT_BYTE_4_PBL_BA_PG_SZ_M GENMASK(7, 4) #define V2_MPT_BYTE_4_PD_S 8 #define V2_MPT_BYTE_4_PD_M GENMASK(31, 8) #define V2_MPT_BYTE_8_RA_EN_S 0 #define V2_MPT_BYTE_8_R_INV_EN_S 1 #define V2_MPT_BYTE_8_L_INV_EN_S 2 #define V2_MPT_BYTE_8_BIND_EN_S 3 #define V2_MPT_BYTE_8_ATOMIC_EN_S 4 #define V2_MPT_BYTE_8_RR_EN_S 5 #define V2_MPT_BYTE_8_RW_EN_S 6 #define V2_MPT_BYTE_8_LW_EN_S 7 #define V2_MPT_BYTE_8_MW_CNT_S 8 #define V2_MPT_BYTE_8_MW_CNT_M GENMASK(31, 8) #define V2_MPT_BYTE_12_FRE_S 0 #define V2_MPT_BYTE_12_PA_S 1 #define V2_MPT_BYTE_12_MR_MW_S 4 #define V2_MPT_BYTE_12_BPD_S 5 #define V2_MPT_BYTE_12_BQP_S 6 #define V2_MPT_BYTE_12_INNER_PA_VLD_S 7 #define V2_MPT_BYTE_12_MW_BIND_QPN_S 8 #define V2_MPT_BYTE_12_MW_BIND_QPN_M GENMASK(31, 8) #define V2_MPT_BYTE_48_PBL_BA_H_S 0 #define V2_MPT_BYTE_48_PBL_BA_H_M GENMASK(28, 0) #define V2_MPT_BYTE_48_BLK_MODE_S 29 #define V2_MPT_BYTE_56_PA0_H_S 0 #define V2_MPT_BYTE_56_PA0_H_M GENMASK(25, 0) #define V2_MPT_BYTE_64_PA1_H_S 0 #define V2_MPT_BYTE_64_PA1_H_M GENMASK(25, 0) #define V2_MPT_BYTE_64_PBL_BUF_PG_SZ_S 28 #define V2_MPT_BYTE_64_PBL_BUF_PG_SZ_M GENMASK(31, 28) #define V2_DB_BYTE_4_TAG_S 0 #define V2_DB_BYTE_4_TAG_M GENMASK(23, 0) #define V2_DB_BYTE_4_CMD_S 24 #define V2_DB_BYTE_4_CMD_M GENMASK(27, 24) #define V2_DB_PARAMETER_IDX_S 0 #define V2_DB_PARAMETER_IDX_M GENMASK(15, 0) #define V2_DB_PARAMETER_SL_S 16 #define V2_DB_PARAMETER_SL_M GENMASK(18, 16) struct hns_roce_v2_cq_db { __le32 byte_4; __le32 parameter; }; #define V2_CQ_DB_BYTE_4_TAG_S 0 #define V2_CQ_DB_BYTE_4_TAG_M GENMASK(23, 0) #define V2_CQ_DB_BYTE_4_CMD_S 24 #define V2_CQ_DB_BYTE_4_CMD_M GENMASK(27, 24) #define V2_CQ_DB_PARAMETER_CONS_IDX_S 0 #define V2_CQ_DB_PARAMETER_CONS_IDX_M GENMASK(23, 0) #define V2_CQ_DB_PARAMETER_CMD_SN_S 25 #define V2_CQ_DB_PARAMETER_CMD_SN_M GENMASK(26, 25) #define V2_CQ_DB_PARAMETER_NOTIFY_S 24 struct hns_roce_v2_ud_send_wqe { __le32 byte_4; __le32 msg_len; __le32 immtdata; __le32 byte_16; __le32 byte_20; __le32 byte_24; __le32 qkey; __le32 byte_32; __le32 byte_36; __le32 byte_40; __le32 dmac; __le32 byte_48; u8 dgid[GID_LEN_V2]; }; #define V2_UD_SEND_WQE_BYTE_4_OPCODE_S 0 #define V2_UD_SEND_WQE_BYTE_4_OPCODE_M GENMASK(4, 0) #define V2_UD_SEND_WQE_BYTE_4_OWNER_S 7 #define V2_UD_SEND_WQE_BYTE_4_CQE_S 8 #define V2_UD_SEND_WQE_BYTE_4_SE_S 11 #define V2_UD_SEND_WQE_BYTE_16_PD_S 0 #define V2_UD_SEND_WQE_BYTE_16_PD_M GENMASK(23, 0) #define V2_UD_SEND_WQE_BYTE_16_SGE_NUM_S 24 #define V2_UD_SEND_WQE_BYTE_16_SGE_NUM_M GENMASK(31, 24) #define V2_UD_SEND_WQE_BYTE_20_MSG_START_SGE_IDX_S 0 #define V2_UD_SEND_WQE_BYTE_20_MSG_START_SGE_IDX_M GENMASK(23, 0) #define V2_UD_SEND_WQE_BYTE_24_UDPSPN_S 16 #define V2_UD_SEND_WQE_BYTE_24_UDPSPN_M GENMASK(31, 16) #define V2_UD_SEND_WQE_BYTE_32_DQPN_S 0 #define V2_UD_SEND_WQE_BYTE_32_DQPN_M GENMASK(23, 0) #define V2_UD_SEND_WQE_BYTE_36_VLAN_S 0 #define V2_UD_SEND_WQE_BYTE_36_VLAN_M GENMASK(15, 0) #define V2_UD_SEND_WQE_BYTE_36_HOPLIMIT_S 16 #define V2_UD_SEND_WQE_BYTE_36_HOPLIMIT_M GENMASK(23, 16) #define V2_UD_SEND_WQE_BYTE_36_TCLASS_S 24 #define V2_UD_SEND_WQE_BYTE_36_TCLASS_M GENMASK(31, 24) #define V2_UD_SEND_WQE_BYTE_40_FLOW_LABEL_S 0 #define V2_UD_SEND_WQE_BYTE_40_FLOW_LABEL_M GENMASK(19, 0) #define V2_UD_SEND_WQE_BYTE_40_SL_S 20 #define V2_UD_SEND_WQE_BYTE_40_SL_M GENMASK(23, 20) #define V2_UD_SEND_WQE_BYTE_40_PORTN_S 24 #define V2_UD_SEND_WQE_BYTE_40_PORTN_M GENMASK(26, 24) #define V2_UD_SEND_WQE_BYTE_40_UD_VLAN_EN_S 30 #define V2_UD_SEND_WQE_BYTE_40_LBI_S 31 #define V2_UD_SEND_WQE_DMAC_0_S 0 #define V2_UD_SEND_WQE_DMAC_0_M GENMASK(7, 0) #define V2_UD_SEND_WQE_DMAC_1_S 8 #define V2_UD_SEND_WQE_DMAC_1_M GENMASK(15, 8) #define V2_UD_SEND_WQE_DMAC_2_S 16 #define V2_UD_SEND_WQE_DMAC_2_M GENMASK(23, 16) #define V2_UD_SEND_WQE_DMAC_3_S 24 #define V2_UD_SEND_WQE_DMAC_3_M GENMASK(31, 24) #define V2_UD_SEND_WQE_BYTE_48_DMAC_4_S 0 #define V2_UD_SEND_WQE_BYTE_48_DMAC_4_M GENMASK(7, 0) #define V2_UD_SEND_WQE_BYTE_48_DMAC_5_S 8 #define V2_UD_SEND_WQE_BYTE_48_DMAC_5_M GENMASK(15, 8) #define V2_UD_SEND_WQE_BYTE_48_SGID_INDX_S 16 #define V2_UD_SEND_WQE_BYTE_48_SGID_INDX_M GENMASK(23, 16) #define V2_UD_SEND_WQE_BYTE_48_SMAC_INDX_S 24 #define V2_UD_SEND_WQE_BYTE_48_SMAC_INDX_M GENMASK(31, 24) struct hns_roce_v2_rc_send_wqe { __le32 byte_4; __le32 msg_len; union { __le32 inv_key; __le32 immtdata; }; __le32 byte_16; __le32 byte_20; __le32 rkey; __le64 va; }; #define V2_RC_SEND_WQE_BYTE_4_OPCODE_S 0 #define V2_RC_SEND_WQE_BYTE_4_OPCODE_M GENMASK(4, 0) #define V2_RC_SEND_WQE_BYTE_4_OWNER_S 7 #define V2_RC_SEND_WQE_BYTE_4_CQE_S 8 #define V2_RC_SEND_WQE_BYTE_4_FENCE_S 9 #define V2_RC_SEND_WQE_BYTE_4_SO_S 10 #define V2_RC_SEND_WQE_BYTE_4_SE_S 11 #define V2_RC_SEND_WQE_BYTE_4_INLINE_S 12 #define V2_RC_FRMR_WQE_BYTE_4_BIND_EN_S 19 #define V2_RC_FRMR_WQE_BYTE_4_ATOMIC_S 20 #define V2_RC_FRMR_WQE_BYTE_4_RR_S 21 #define V2_RC_FRMR_WQE_BYTE_4_RW_S 22 #define V2_RC_FRMR_WQE_BYTE_4_LW_S 23 #define V2_RC_SEND_WQE_BYTE_16_XRC_SRQN_S 0 #define V2_RC_SEND_WQE_BYTE_16_XRC_SRQN_M GENMASK(23, 0) #define V2_RC_SEND_WQE_BYTE_16_SGE_NUM_S 24 #define V2_RC_SEND_WQE_BYTE_16_SGE_NUM_M GENMASK(31, 24) #define V2_RC_SEND_WQE_BYTE_20_MSG_START_SGE_IDX_S 0 #define V2_RC_SEND_WQE_BYTE_20_MSG_START_SGE_IDX_M GENMASK(23, 0) struct hns_roce_wqe_frmr_seg { __le32 pbl_size; __le32 mode_buf_pg_sz; }; #define V2_RC_FRMR_WQE_BYTE_40_PBL_BUF_PG_SZ_S 4 #define V2_RC_FRMR_WQE_BYTE_40_PBL_BUF_PG_SZ_M GENMASK(7, 4) #define V2_RC_FRMR_WQE_BYTE_40_BLK_MODE_S 8 struct hns_roce_v2_wqe_data_seg { __le32 len; __le32 lkey; __le64 addr; }; struct hns_roce_v2_db { __le32 byte_4; __le32 parameter; }; struct hns_roce_query_version { __le16 rocee_vendor_id; __le16 rocee_hw_version; __le32 rsv[5]; }; struct hns_roce_query_fw_info { __le32 fw_ver; __le32 rsv[5]; }; struct hns_roce_func_clear { __le32 rst_funcid_en; __le32 func_done; __le32 rsv[4]; }; #define FUNC_CLEAR_RST_FUN_DONE_S 0 /* Each physical function manages up to 248 virtual functionsï¼› * it takes up to 100ms for each function to execute clearï¼› * if an abnormal reset occurs, it is executed twice at most; * so it takes up to 249 * 2 * 100ms. */ #define HNS_ROCE_V2_FUNC_CLEAR_TIMEOUT_MSECS (249 * 2 * 100) #define HNS_ROCE_V2_READ_FUNC_CLEAR_FLAG_INTERVAL 40 #define HNS_ROCE_V2_READ_FUNC_CLEAR_FLAG_FAIL_WAIT 20 struct hns_roce_cfg_llm_a { __le32 base_addr_l; __le32 base_addr_h; __le32 depth_pgsz_init_en; __le32 head_ba_l; __le32 head_ba_h_nxtptr; __le32 head_ptr; }; #define CFG_LLM_QUE_DEPTH_S 0 #define CFG_LLM_QUE_DEPTH_M GENMASK(12, 0) #define CFG_LLM_QUE_PGSZ_S 16 #define CFG_LLM_QUE_PGSZ_M GENMASK(19, 16) #define CFG_LLM_INIT_EN_S 20 #define CFG_LLM_INIT_EN_M GENMASK(20, 20) #define CFG_LLM_HEAD_PTR_S 0 #define CFG_LLM_HEAD_PTR_M GENMASK(11, 0) struct hns_roce_cfg_llm_b { __le32 tail_ba_l; __le32 tail_ba_h; __le32 tail_ptr; __le32 rsv[3]; }; #define CFG_LLM_TAIL_BA_H_S 0 #define CFG_LLM_TAIL_BA_H_M GENMASK(19, 0) #define CFG_LLM_TAIL_PTR_S 0 #define CFG_LLM_TAIL_PTR_M GENMASK(11, 0) struct hns_roce_cfg_global_param { __le32 time_cfg_udp_port; __le32 rsv[5]; }; #define CFG_GLOBAL_PARAM_DATA_0_ROCEE_TIME_1US_CFG_S 0 #define CFG_GLOBAL_PARAM_DATA_0_ROCEE_TIME_1US_CFG_M GENMASK(9, 0) #define CFG_GLOBAL_PARAM_DATA_0_ROCEE_UDP_PORT_S 16 #define CFG_GLOBAL_PARAM_DATA_0_ROCEE_UDP_PORT_M GENMASK(31, 16) struct hns_roce_pf_res_a { __le32 rsv; __le32 qpc_bt_idx_num; __le32 srqc_bt_idx_num; __le32 cqc_bt_idx_num; __le32 mpt_bt_idx_num; __le32 eqc_bt_idx_num; }; #define PF_RES_DATA_1_PF_QPC_BT_IDX_S 0 #define PF_RES_DATA_1_PF_QPC_BT_IDX_M GENMASK(10, 0) #define PF_RES_DATA_1_PF_QPC_BT_NUM_S 16 #define PF_RES_DATA_1_PF_QPC_BT_NUM_M GENMASK(27, 16) #define PF_RES_DATA_2_PF_SRQC_BT_IDX_S 0 #define PF_RES_DATA_2_PF_SRQC_BT_IDX_M GENMASK(8, 0) #define PF_RES_DATA_2_PF_SRQC_BT_NUM_S 16 #define PF_RES_DATA_2_PF_SRQC_BT_NUM_M GENMASK(25, 16) #define PF_RES_DATA_3_PF_CQC_BT_IDX_S 0 #define PF_RES_DATA_3_PF_CQC_BT_IDX_M GENMASK(8, 0) #define PF_RES_DATA_3_PF_CQC_BT_NUM_S 16 #define PF_RES_DATA_3_PF_CQC_BT_NUM_M GENMASK(25, 16) #define PF_RES_DATA_4_PF_MPT_BT_IDX_S 0 #define PF_RES_DATA_4_PF_MPT_BT_IDX_M GENMASK(8, 0) #define PF_RES_DATA_4_PF_MPT_BT_NUM_S 16 #define PF_RES_DATA_4_PF_MPT_BT_NUM_M GENMASK(25, 16) #define PF_RES_DATA_5_PF_EQC_BT_IDX_S 0 #define PF_RES_DATA_5_PF_EQC_BT_IDX_M GENMASK(8, 0) #define PF_RES_DATA_5_PF_EQC_BT_NUM_S 16 #define PF_RES_DATA_5_PF_EQC_BT_NUM_M GENMASK(25, 16) struct hns_roce_pf_res_b { __le32 rsv0; __le32 smac_idx_num; __le32 sgid_idx_num; __le32 qid_idx_sl_num; __le32 sccc_bt_idx_num; __le32 rsv; }; #define PF_RES_DATA_1_PF_SMAC_IDX_S 0 #define PF_RES_DATA_1_PF_SMAC_IDX_M GENMASK(7, 0) #define PF_RES_DATA_1_PF_SMAC_NUM_S 8 #define PF_RES_DATA_1_PF_SMAC_NUM_M GENMASK(16, 8) #define PF_RES_DATA_2_PF_SGID_IDX_S 0 #define PF_RES_DATA_2_PF_SGID_IDX_M GENMASK(7, 0) #define PF_RES_DATA_2_PF_SGID_NUM_S 8 #define PF_RES_DATA_2_PF_SGID_NUM_M GENMASK(16, 8) #define PF_RES_DATA_3_PF_QID_IDX_S 0 #define PF_RES_DATA_3_PF_QID_IDX_M GENMASK(9, 0) #define PF_RES_DATA_3_PF_SL_NUM_S 16 #define PF_RES_DATA_3_PF_SL_NUM_M GENMASK(26, 16) #define PF_RES_DATA_4_PF_SCCC_BT_IDX_S 0 #define PF_RES_DATA_4_PF_SCCC_BT_IDX_M GENMASK(8, 0) #define PF_RES_DATA_4_PF_SCCC_BT_NUM_S 9 #define PF_RES_DATA_4_PF_SCCC_BT_NUM_M GENMASK(17, 9) struct hns_roce_pf_timer_res_a { __le32 rsv0; __le32 qpc_timer_bt_idx_num; __le32 cqc_timer_bt_idx_num; __le32 rsv[3]; }; #define PF_RES_DATA_1_PF_QPC_TIMER_BT_IDX_S 0 #define PF_RES_DATA_1_PF_QPC_TIMER_BT_IDX_M GENMASK(11, 0) #define PF_RES_DATA_1_PF_QPC_TIMER_BT_NUM_S 16 #define PF_RES_DATA_1_PF_QPC_TIMER_BT_NUM_M GENMASK(28, 16) #define PF_RES_DATA_2_PF_CQC_TIMER_BT_IDX_S 0 #define PF_RES_DATA_2_PF_CQC_TIMER_BT_IDX_M GENMASK(10, 0) #define PF_RES_DATA_2_PF_CQC_TIMER_BT_NUM_S 16 #define PF_RES_DATA_2_PF_CQC_TIMER_BT_NUM_M GENMASK(27, 16) struct hns_roce_vf_res_a { __le32 vf_id; __le32 vf_qpc_bt_idx_num; __le32 vf_srqc_bt_idx_num; __le32 vf_cqc_bt_idx_num; __le32 vf_mpt_bt_idx_num; __le32 vf_eqc_bt_idx_num; }; #define VF_RES_A_DATA_1_VF_QPC_BT_IDX_S 0 #define VF_RES_A_DATA_1_VF_QPC_BT_IDX_M GENMASK(10, 0) #define VF_RES_A_DATA_1_VF_QPC_BT_NUM_S 16 #define VF_RES_A_DATA_1_VF_QPC_BT_NUM_M GENMASK(27, 16) #define VF_RES_A_DATA_2_VF_SRQC_BT_IDX_S 0 #define VF_RES_A_DATA_2_VF_SRQC_BT_IDX_M GENMASK(8, 0) #define VF_RES_A_DATA_2_VF_SRQC_BT_NUM_S 16 #define VF_RES_A_DATA_2_VF_SRQC_BT_NUM_M GENMASK(25, 16) #define VF_RES_A_DATA_3_VF_CQC_BT_IDX_S 0 #define VF_RES_A_DATA_3_VF_CQC_BT_IDX_M GENMASK(8, 0) #define VF_RES_A_DATA_3_VF_CQC_BT_NUM_S 16 #define VF_RES_A_DATA_3_VF_CQC_BT_NUM_M GENMASK(25, 16) #define VF_RES_A_DATA_4_VF_MPT_BT_IDX_S 0 #define VF_RES_A_DATA_4_VF_MPT_BT_IDX_M GENMASK(8, 0) #define VF_RES_A_DATA_4_VF_MPT_BT_NUM_S 16 #define VF_RES_A_DATA_4_VF_MPT_BT_NUM_M GENMASK(25, 16) #define VF_RES_A_DATA_5_VF_EQC_IDX_S 0 #define VF_RES_A_DATA_5_VF_EQC_IDX_M GENMASK(8, 0) #define VF_RES_A_DATA_5_VF_EQC_NUM_S 16 #define VF_RES_A_DATA_5_VF_EQC_NUM_M GENMASK(25, 16) struct hns_roce_vf_res_b { __le32 rsv0; __le32 vf_smac_idx_num; __le32 vf_sgid_idx_num; __le32 vf_qid_idx_sl_num; __le32 vf_sccc_idx_num; __le32 rsv1; }; #define VF_RES_B_DATA_0_VF_ID_S 0 #define VF_RES_B_DATA_0_VF_ID_M GENMASK(7, 0) #define VF_RES_B_DATA_1_VF_SMAC_IDX_S 0 #define VF_RES_B_DATA_1_VF_SMAC_IDX_M GENMASK(7, 0) #define VF_RES_B_DATA_1_VF_SMAC_NUM_S 8 #define VF_RES_B_DATA_1_VF_SMAC_NUM_M GENMASK(16, 8) #define VF_RES_B_DATA_2_VF_SGID_IDX_S 0 #define VF_RES_B_DATA_2_VF_SGID_IDX_M GENMASK(7, 0) #define VF_RES_B_DATA_2_VF_SGID_NUM_S 8 #define VF_RES_B_DATA_2_VF_SGID_NUM_M GENMASK(16, 8) #define VF_RES_B_DATA_3_VF_QID_IDX_S 0 #define VF_RES_B_DATA_3_VF_QID_IDX_M GENMASK(9, 0) #define VF_RES_B_DATA_3_VF_SL_NUM_S 16 #define VF_RES_B_DATA_3_VF_SL_NUM_M GENMASK(19, 16) #define VF_RES_B_DATA_4_VF_SCCC_BT_IDX_S 0 #define VF_RES_B_DATA_4_VF_SCCC_BT_IDX_M GENMASK(8, 0) #define VF_RES_B_DATA_4_VF_SCCC_BT_NUM_S 9 #define VF_RES_B_DATA_4_VF_SCCC_BT_NUM_M GENMASK(17, 9) struct hns_roce_vf_switch { __le32 rocee_sel; __le32 fun_id; __le32 cfg; __le32 resv1; __le32 resv2; __le32 resv3; }; #define VF_SWITCH_DATA_FUN_ID_VF_ID_S 3 #define VF_SWITCH_DATA_FUN_ID_VF_ID_M GENMASK(10, 3) #define VF_SWITCH_DATA_CFG_ALW_LPBK_S 1 #define VF_SWITCH_DATA_CFG_ALW_LCL_LPBK_S 2 #define VF_SWITCH_DATA_CFG_ALW_DST_OVRD_S 3 struct hns_roce_post_mbox { __le32 in_param_l; __le32 in_param_h; __le32 out_param_l; __le32 out_param_h; __le32 cmd_tag; __le32 token_event_en; }; struct hns_roce_mbox_status { __le32 mb_status_hw_run; __le32 rsv[5]; }; struct hns_roce_cfg_bt_attr { __le32 vf_qpc_cfg; __le32 vf_srqc_cfg; __le32 vf_cqc_cfg; __le32 vf_mpt_cfg; __le32 vf_sccc_cfg; __le32 rsv; }; #define CFG_BT_ATTR_DATA_0_VF_QPC_BA_PGSZ_S 0 #define CFG_BT_ATTR_DATA_0_VF_QPC_BA_PGSZ_M GENMASK(3, 0) #define CFG_BT_ATTR_DATA_0_VF_QPC_BUF_PGSZ_S 4 #define CFG_BT_ATTR_DATA_0_VF_QPC_BUF_PGSZ_M GENMASK(7, 4) #define CFG_BT_ATTR_DATA_0_VF_QPC_HOPNUM_S 8 #define CFG_BT_ATTR_DATA_0_VF_QPC_HOPNUM_M GENMASK(9, 8) #define CFG_BT_ATTR_DATA_1_VF_SRQC_BA_PGSZ_S 0 #define CFG_BT_ATTR_DATA_1_VF_SRQC_BA_PGSZ_M GENMASK(3, 0) #define CFG_BT_ATTR_DATA_1_VF_SRQC_BUF_PGSZ_S 4 #define CFG_BT_ATTR_DATA_1_VF_SRQC_BUF_PGSZ_M GENMASK(7, 4) #define CFG_BT_ATTR_DATA_1_VF_SRQC_HOPNUM_S 8 #define CFG_BT_ATTR_DATA_1_VF_SRQC_HOPNUM_M GENMASK(9, 8) #define CFG_BT_ATTR_DATA_2_VF_CQC_BA_PGSZ_S 0 #define CFG_BT_ATTR_DATA_2_VF_CQC_BA_PGSZ_M GENMASK(3, 0) #define CFG_BT_ATTR_DATA_2_VF_CQC_BUF_PGSZ_S 4 #define CFG_BT_ATTR_DATA_2_VF_CQC_BUF_PGSZ_M GENMASK(7, 4) #define CFG_BT_ATTR_DATA_2_VF_CQC_HOPNUM_S 8 #define CFG_BT_ATTR_DATA_2_VF_CQC_HOPNUM_M GENMASK(9, 8) #define CFG_BT_ATTR_DATA_3_VF_MPT_BA_PGSZ_S 0 #define CFG_BT_ATTR_DATA_3_VF_MPT_BA_PGSZ_M GENMASK(3, 0) #define CFG_BT_ATTR_DATA_3_VF_MPT_BUF_PGSZ_S 4 #define CFG_BT_ATTR_DATA_3_VF_MPT_BUF_PGSZ_M GENMASK(7, 4) #define CFG_BT_ATTR_DATA_3_VF_MPT_HOPNUM_S 8 #define CFG_BT_ATTR_DATA_3_VF_MPT_HOPNUM_M GENMASK(9, 8) #define CFG_BT_ATTR_DATA_4_VF_SCCC_BA_PGSZ_S 0 #define CFG_BT_ATTR_DATA_4_VF_SCCC_BA_PGSZ_M GENMASK(3, 0) #define CFG_BT_ATTR_DATA_4_VF_SCCC_BUF_PGSZ_S 4 #define CFG_BT_ATTR_DATA_4_VF_SCCC_BUF_PGSZ_M GENMASK(7, 4) #define CFG_BT_ATTR_DATA_4_VF_SCCC_HOPNUM_S 8 #define CFG_BT_ATTR_DATA_4_VF_SCCC_HOPNUM_M GENMASK(9, 8) struct hns_roce_cfg_sgid_tb { __le32 table_idx_rsv; __le32 vf_sgid_l; __le32 vf_sgid_ml; __le32 vf_sgid_mh; __le32 vf_sgid_h; __le32 vf_sgid_type_rsv; }; #define CFG_SGID_TB_TABLE_IDX_S 0 #define CFG_SGID_TB_TABLE_IDX_M GENMASK(7, 0) #define CFG_SGID_TB_VF_SGID_TYPE_S 0 #define CFG_SGID_TB_VF_SGID_TYPE_M GENMASK(1, 0) struct hns_roce_cfg_smac_tb { __le32 tb_idx_rsv; __le32 vf_smac_l; __le32 vf_smac_h_rsv; __le32 rsv[3]; }; #define CFG_SMAC_TB_IDX_S 0 #define CFG_SMAC_TB_IDX_M GENMASK(7, 0) #define CFG_SMAC_TB_VF_SMAC_H_S 0 #define CFG_SMAC_TB_VF_SMAC_H_M GENMASK(15, 0) struct hns_roce_cmq_desc { __le16 opcode; __le16 flag; __le16 retval; __le16 rsv; __le32 data[6]; }; #define HNS_ROCE_V2_GO_BIT_TIMEOUT_MSECS 10000 #define HNS_ROCE_HW_RUN_BIT_SHIFT 31 #define HNS_ROCE_HW_MB_STATUS_MASK 0xFF struct hns_roce_v2_cmq_ring { dma_addr_t desc_dma_addr; struct hns_roce_cmq_desc *desc; u32 head; u32 tail; u16 buf_size; u16 desc_num; int next_to_use; int next_to_clean; u8 flag; spinlock_t lock; /* command queue lock */ }; struct hns_roce_v2_cmq { struct hns_roce_v2_cmq_ring csq; struct hns_roce_v2_cmq_ring crq; u16 tx_timeout; u16 last_status; }; enum hns_roce_link_table_type { TSQ_LINK_TABLE, TPQ_LINK_TABLE, }; struct hns_roce_link_table { struct hns_roce_buf_list table; struct hns_roce_buf_list *pg_list; u32 npages; u32 pg_sz; }; struct hns_roce_link_table_entry { u32 blk_ba0; u32 blk_ba1_nxt_ptr; }; #define HNS_ROCE_LINK_TABLE_BA1_S 0 #define HNS_ROCE_LINK_TABLE_BA1_M GENMASK(19, 0) #define HNS_ROCE_LINK_TABLE_NXT_PTR_S 20 #define HNS_ROCE_LINK_TABLE_NXT_PTR_M GENMASK(31, 20) struct hns_roce_v2_priv { struct hnae3_handle *handle; struct hns_roce_v2_cmq cmq; struct hns_roce_link_table tsq; struct hns_roce_link_table tpq; }; struct hns_roce_eq_context { __le32 byte_4; __le32 byte_8; __le32 byte_12; __le32 eqe_report_timer; __le32 eqe_ba0; __le32 eqe_ba1; __le32 byte_28; __le32 byte_32; __le32 byte_36; __le32 nxt_eqe_ba0; __le32 nxt_eqe_ba1; __le32 rsv[5]; }; #define HNS_ROCE_AEQ_DEFAULT_BURST_NUM 0x0 #define HNS_ROCE_AEQ_DEFAULT_INTERVAL 0x0 #define HNS_ROCE_CEQ_DEFAULT_BURST_NUM 0x0 #define HNS_ROCE_CEQ_DEFAULT_INTERVAL 0x0 #define HNS_ROCE_V2_EQ_STATE_INVALID 0 #define HNS_ROCE_V2_EQ_STATE_VALID 1 #define HNS_ROCE_V2_EQ_STATE_OVERFLOW 2 #define HNS_ROCE_V2_EQ_STATE_FAILURE 3 #define HNS_ROCE_V2_EQ_OVER_IGNORE_0 0 #define HNS_ROCE_V2_EQ_OVER_IGNORE_1 1 #define HNS_ROCE_V2_EQ_COALESCE_0 0 #define HNS_ROCE_V2_EQ_COALESCE_1 1 #define HNS_ROCE_V2_EQ_FIRED 0 #define HNS_ROCE_V2_EQ_ARMED 1 #define HNS_ROCE_V2_EQ_ALWAYS_ARMED 3 #define HNS_ROCE_EQ_INIT_EQE_CNT 0 #define HNS_ROCE_EQ_INIT_PROD_IDX 0 #define HNS_ROCE_EQ_INIT_REPORT_TIMER 0 #define HNS_ROCE_EQ_INIT_MSI_IDX 0 #define HNS_ROCE_EQ_INIT_CONS_IDX 0 #define HNS_ROCE_EQ_INIT_NXT_EQE_BA 0 #define HNS_ROCE_V2_CEQ_CEQE_OWNER_S 31 #define HNS_ROCE_V2_AEQ_AEQE_OWNER_S 31 #define HNS_ROCE_V2_COMP_EQE_NUM 0x1000 #define HNS_ROCE_V2_ASYNC_EQE_NUM 0x1000 #define HNS_ROCE_V2_VF_INT_ST_AEQ_OVERFLOW_S 0 #define HNS_ROCE_V2_VF_INT_ST_BUS_ERR_S 1 #define HNS_ROCE_V2_VF_INT_ST_OTHER_ERR_S 2 #define HNS_ROCE_EQ_DB_CMD_AEQ 0x0 #define HNS_ROCE_EQ_DB_CMD_AEQ_ARMED 0x1 #define HNS_ROCE_EQ_DB_CMD_CEQ 0x2 #define HNS_ROCE_EQ_DB_CMD_CEQ_ARMED 0x3 #define EQ_ENABLE 1 #define EQ_DISABLE 0 #define EQ_REG_OFFSET 0x4 #define HNS_ROCE_INT_NAME_LEN 32 #define HNS_ROCE_V2_EQN_M GENMASK(23, 0) #define HNS_ROCE_V2_CONS_IDX_M GENMASK(23, 0) #define HNS_ROCE_V2_VF_ABN_INT_EN_S 0 #define HNS_ROCE_V2_VF_ABN_INT_EN_M GENMASK(0, 0) #define HNS_ROCE_V2_VF_ABN_INT_ST_M GENMASK(2, 0) #define HNS_ROCE_V2_VF_ABN_INT_CFG_M GENMASK(2, 0) #define HNS_ROCE_V2_VF_EVENT_INT_EN_M GENMASK(0, 0) /* WORD0 */ #define HNS_ROCE_EQC_EQ_ST_S 0 #define HNS_ROCE_EQC_EQ_ST_M GENMASK(1, 0) #define HNS_ROCE_EQC_HOP_NUM_S 2 #define HNS_ROCE_EQC_HOP_NUM_M GENMASK(3, 2) #define HNS_ROCE_EQC_OVER_IGNORE_S 4 #define HNS_ROCE_EQC_OVER_IGNORE_M GENMASK(4, 4) #define HNS_ROCE_EQC_COALESCE_S 5 #define HNS_ROCE_EQC_COALESCE_M GENMASK(5, 5) #define HNS_ROCE_EQC_ARM_ST_S 6 #define HNS_ROCE_EQC_ARM_ST_M GENMASK(7, 6) #define HNS_ROCE_EQC_EQN_S 8 #define HNS_ROCE_EQC_EQN_M GENMASK(15, 8) #define HNS_ROCE_EQC_EQE_CNT_S 16 #define HNS_ROCE_EQC_EQE_CNT_M GENMASK(31, 16) /* WORD1 */ #define HNS_ROCE_EQC_BA_PG_SZ_S 0 #define HNS_ROCE_EQC_BA_PG_SZ_M GENMASK(3, 0) #define HNS_ROCE_EQC_BUF_PG_SZ_S 4 #define HNS_ROCE_EQC_BUF_PG_SZ_M GENMASK(7, 4) #define HNS_ROCE_EQC_PROD_INDX_S 8 #define HNS_ROCE_EQC_PROD_INDX_M GENMASK(31, 8) /* WORD2 */ #define HNS_ROCE_EQC_MAX_CNT_S 0 #define HNS_ROCE_EQC_MAX_CNT_M GENMASK(15, 0) #define HNS_ROCE_EQC_PERIOD_S 16 #define HNS_ROCE_EQC_PERIOD_M GENMASK(31, 16) /* WORD3 */ #define HNS_ROCE_EQC_REPORT_TIMER_S 0 #define HNS_ROCE_EQC_REPORT_TIMER_M GENMASK(31, 0) /* WORD4 */ #define HNS_ROCE_EQC_EQE_BA_L_S 0 #define HNS_ROCE_EQC_EQE_BA_L_M GENMASK(31, 0) /* WORD5 */ #define HNS_ROCE_EQC_EQE_BA_H_S 0 #define HNS_ROCE_EQC_EQE_BA_H_M GENMASK(28, 0) /* WORD6 */ #define HNS_ROCE_EQC_SHIFT_S 0 #define HNS_ROCE_EQC_SHIFT_M GENMASK(7, 0) #define HNS_ROCE_EQC_MSI_INDX_S 8 #define HNS_ROCE_EQC_MSI_INDX_M GENMASK(15, 8) #define HNS_ROCE_EQC_CUR_EQE_BA_L_S 16 #define HNS_ROCE_EQC_CUR_EQE_BA_L_M GENMASK(31, 16) /* WORD7 */ #define HNS_ROCE_EQC_CUR_EQE_BA_M_S 0 #define HNS_ROCE_EQC_CUR_EQE_BA_M_M GENMASK(31, 0) /* WORD8 */ #define HNS_ROCE_EQC_CUR_EQE_BA_H_S 0 #define HNS_ROCE_EQC_CUR_EQE_BA_H_M GENMASK(3, 0) #define HNS_ROCE_EQC_CONS_INDX_S 8 #define HNS_ROCE_EQC_CONS_INDX_M GENMASK(31, 8) /* WORD9 */ #define HNS_ROCE_EQC_NXT_EQE_BA_L_S 0 #define HNS_ROCE_EQC_NXT_EQE_BA_L_M GENMASK(31, 0) /* WORD10 */ #define HNS_ROCE_EQC_NXT_EQE_BA_H_S 0 #define HNS_ROCE_EQC_NXT_EQE_BA_H_M GENMASK(19, 0) #define HNS_ROCE_V2_CEQE_COMP_CQN_S 0 #define HNS_ROCE_V2_CEQE_COMP_CQN_M GENMASK(23, 0) #define HNS_ROCE_V2_AEQE_EVENT_TYPE_S 0 #define HNS_ROCE_V2_AEQE_EVENT_TYPE_M GENMASK(7, 0) #define HNS_ROCE_V2_AEQE_SUB_TYPE_S 8 #define HNS_ROCE_V2_AEQE_SUB_TYPE_M GENMASK(15, 8) #define HNS_ROCE_V2_EQ_DB_CMD_S 16 #define HNS_ROCE_V2_EQ_DB_CMD_M GENMASK(17, 16) #define HNS_ROCE_V2_EQ_DB_TAG_S 0 #define HNS_ROCE_V2_EQ_DB_TAG_M GENMASK(7, 0) #define HNS_ROCE_V2_EQ_DB_PARA_S 0 #define HNS_ROCE_V2_EQ_DB_PARA_M GENMASK(23, 0) #define HNS_ROCE_V2_AEQE_EVENT_QUEUE_NUM_S 0 #define HNS_ROCE_V2_AEQE_EVENT_QUEUE_NUM_M GENMASK(23, 0) struct hns_roce_wqe_atomic_seg { __le64 fetchadd_swap_data; __le64 cmp_data; }; struct hns_roce_sccc_clr { __le32 qpn; __le32 rsv[5]; }; struct hns_roce_sccc_clr_done { __le32 clr_done; __le32 rsv[5]; }; int hns_roce_v2_query_cqc_info(struct hns_roce_dev *hr_dev, u32 cqn, int *buffer); static inline void hns_roce_write64(struct hns_roce_dev *hr_dev, __le32 val[2], void __iomem *dest) { struct hns_roce_v2_priv *priv = (struct hns_roce_v2_priv *)hr_dev->priv; struct hnae3_handle *handle = priv->handle; const struct hnae3_ae_ops *ops = handle->ae_algo->ops; if (!hr_dev->dis_db && !ops->get_hw_reset_stat(handle)) hns_roce_write64_k(val, dest); } #endif |