Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 | // SPDX-License-Identifier: GPL-2.0 /* * Copyright (C) STMicroelectronics SA 2014 * Authors: Fabien Dessenne <fabien.dessenne@st.com> for STMicroelectronics. */ #include <linux/component.h> #include <linux/delay.h> #include <linux/dma-mapping.h> #include <linux/firmware.h> #include <linux/io.h> #include <linux/module.h> #include <linux/reset.h> #include <linux/seq_file.h> #include <drm/drm_atomic.h> #include <drm/drm_device.h> #include <drm/drm_fb_cma_helper.h> #include <drm/drm_fourcc.h> #include <drm/drm_gem_cma_helper.h> #include "sti_compositor.h" #include "sti_drv.h" #include "sti_hqvdp_lut.h" #include "sti_plane.h" #include "sti_vtg.h" /* Firmware name */ #define HQVDP_FMW_NAME "hqvdp-stih407.bin" /* Regs address */ #define HQVDP_DMEM 0x00000000 /* 0x00000000 */ #define HQVDP_PMEM 0x00040000 /* 0x00040000 */ #define HQVDP_RD_PLUG 0x000E0000 /* 0x000E0000 */ #define HQVDP_RD_PLUG_CONTROL (HQVDP_RD_PLUG + 0x1000) /* 0x000E1000 */ #define HQVDP_RD_PLUG_PAGE_SIZE (HQVDP_RD_PLUG + 0x1004) /* 0x000E1004 */ #define HQVDP_RD_PLUG_MIN_OPC (HQVDP_RD_PLUG + 0x1008) /* 0x000E1008 */ #define HQVDP_RD_PLUG_MAX_OPC (HQVDP_RD_PLUG + 0x100C) /* 0x000E100C */ #define HQVDP_RD_PLUG_MAX_CHK (HQVDP_RD_PLUG + 0x1010) /* 0x000E1010 */ #define HQVDP_RD_PLUG_MAX_MSG (HQVDP_RD_PLUG + 0x1014) /* 0x000E1014 */ #define HQVDP_RD_PLUG_MIN_SPACE (HQVDP_RD_PLUG + 0x1018) /* 0x000E1018 */ #define HQVDP_WR_PLUG 0x000E2000 /* 0x000E2000 */ #define HQVDP_WR_PLUG_CONTROL (HQVDP_WR_PLUG + 0x1000) /* 0x000E3000 */ #define HQVDP_WR_PLUG_PAGE_SIZE (HQVDP_WR_PLUG + 0x1004) /* 0x000E3004 */ #define HQVDP_WR_PLUG_MIN_OPC (HQVDP_WR_PLUG + 0x1008) /* 0x000E3008 */ #define HQVDP_WR_PLUG_MAX_OPC (HQVDP_WR_PLUG + 0x100C) /* 0x000E300C */ #define HQVDP_WR_PLUG_MAX_CHK (HQVDP_WR_PLUG + 0x1010) /* 0x000E3010 */ #define HQVDP_WR_PLUG_MAX_MSG (HQVDP_WR_PLUG + 0x1014) /* 0x000E3014 */ #define HQVDP_WR_PLUG_MIN_SPACE (HQVDP_WR_PLUG + 0x1018) /* 0x000E3018 */ #define HQVDP_MBX 0x000E4000 /* 0x000E4000 */ #define HQVDP_MBX_IRQ_TO_XP70 (HQVDP_MBX + 0x0000) /* 0x000E4000 */ #define HQVDP_MBX_INFO_HOST (HQVDP_MBX + 0x0004) /* 0x000E4004 */ #define HQVDP_MBX_IRQ_TO_HOST (HQVDP_MBX + 0x0008) /* 0x000E4008 */ #define HQVDP_MBX_INFO_XP70 (HQVDP_MBX + 0x000C) /* 0x000E400C */ #define HQVDP_MBX_SW_RESET_CTRL (HQVDP_MBX + 0x0010) /* 0x000E4010 */ #define HQVDP_MBX_STARTUP_CTRL1 (HQVDP_MBX + 0x0014) /* 0x000E4014 */ #define HQVDP_MBX_STARTUP_CTRL2 (HQVDP_MBX + 0x0018) /* 0x000E4018 */ #define HQVDP_MBX_GP_STATUS (HQVDP_MBX + 0x001C) /* 0x000E401C */ #define HQVDP_MBX_NEXT_CMD (HQVDP_MBX + 0x0020) /* 0x000E4020 */ #define HQVDP_MBX_CURRENT_CMD (HQVDP_MBX + 0x0024) /* 0x000E4024 */ #define HQVDP_MBX_SOFT_VSYNC (HQVDP_MBX + 0x0028) /* 0x000E4028 */ /* Plugs config */ #define PLUG_CONTROL_ENABLE 0x00000001 #define PLUG_PAGE_SIZE_256 0x00000002 #define PLUG_MIN_OPC_8 0x00000003 #define PLUG_MAX_OPC_64 0x00000006 #define PLUG_MAX_CHK_2X 0x00000001 #define PLUG_MAX_MSG_1X 0x00000000 #define PLUG_MIN_SPACE_1 0x00000000 /* SW reset CTRL */ #define SW_RESET_CTRL_FULL BIT(0) #define SW_RESET_CTRL_CORE BIT(1) /* Startup ctrl 1 */ #define STARTUP_CTRL1_RST_DONE BIT(0) #define STARTUP_CTRL1_AUTH_IDLE BIT(2) /* Startup ctrl 2 */ #define STARTUP_CTRL2_FETCH_EN BIT(1) /* Info xP70 */ #define INFO_XP70_FW_READY BIT(15) #define INFO_XP70_FW_PROCESSING BIT(14) #define INFO_XP70_FW_INITQUEUES BIT(13) /* SOFT_VSYNC */ #define SOFT_VSYNC_HW 0x00000000 #define SOFT_VSYNC_SW_CMD 0x00000001 #define SOFT_VSYNC_SW_CTRL_IRQ 0x00000003 /* Reset & boot poll config */ #define POLL_MAX_ATTEMPT 50 #define POLL_DELAY_MS 20 #define SCALE_FACTOR 8192 #define SCALE_MAX_FOR_LEG_LUT_F 4096 #define SCALE_MAX_FOR_LEG_LUT_E 4915 #define SCALE_MAX_FOR_LEG_LUT_D 6654 #define SCALE_MAX_FOR_LEG_LUT_C 8192 enum sti_hvsrc_orient { HVSRC_HORI, HVSRC_VERT }; /* Command structures */ struct sti_hqvdp_top { u32 config; u32 mem_format; u32 current_luma; u32 current_enh_luma; u32 current_right_luma; u32 current_enh_right_luma; u32 current_chroma; u32 current_enh_chroma; u32 current_right_chroma; u32 current_enh_right_chroma; u32 output_luma; u32 output_chroma; u32 luma_src_pitch; u32 luma_enh_src_pitch; u32 luma_right_src_pitch; u32 luma_enh_right_src_pitch; u32 chroma_src_pitch; u32 chroma_enh_src_pitch; u32 chroma_right_src_pitch; u32 chroma_enh_right_src_pitch; u32 luma_processed_pitch; u32 chroma_processed_pitch; u32 input_frame_size; u32 input_viewport_ori; u32 input_viewport_ori_right; u32 input_viewport_size; u32 left_view_border_width; u32 right_view_border_width; u32 left_view_3d_offset_width; u32 right_view_3d_offset_width; u32 side_stripe_color; u32 crc_reset_ctrl; }; /* Configs for interlaced : no IT, no pass thru, 3 fields */ #define TOP_CONFIG_INTER_BTM 0x00000000 #define TOP_CONFIG_INTER_TOP 0x00000002 /* Config for progressive : no IT, no pass thru, 3 fields */ #define TOP_CONFIG_PROGRESSIVE 0x00000001 /* Default MemFormat: in=420_raster_dual out=444_raster;opaque Mem2Tv mode */ #define TOP_MEM_FORMAT_DFLT 0x00018060 /* Min/Max size */ #define MAX_WIDTH 0x1FFF #define MAX_HEIGHT 0x0FFF #define MIN_WIDTH 0x0030 #define MIN_HEIGHT 0x0010 struct sti_hqvdp_vc1re { u32 ctrl_prv_csdi; u32 ctrl_cur_csdi; u32 ctrl_nxt_csdi; u32 ctrl_cur_fmd; u32 ctrl_nxt_fmd; }; struct sti_hqvdp_fmd { u32 config; u32 viewport_ori; u32 viewport_size; u32 next_next_luma; u32 next_next_right_luma; u32 next_next_next_luma; u32 next_next_next_right_luma; u32 threshold_scd; u32 threshold_rfd; u32 threshold_move; u32 threshold_cfd; }; struct sti_hqvdp_csdi { u32 config; u32 config2; u32 dcdi_config; u32 prev_luma; u32 prev_enh_luma; u32 prev_right_luma; u32 prev_enh_right_luma; u32 next_luma; u32 next_enh_luma; u32 next_right_luma; u32 next_enh_right_luma; u32 prev_chroma; u32 prev_enh_chroma; u32 prev_right_chroma; u32 prev_enh_right_chroma; u32 next_chroma; u32 next_enh_chroma; u32 next_right_chroma; u32 next_enh_right_chroma; u32 prev_motion; u32 prev_right_motion; u32 cur_motion; u32 cur_right_motion; u32 next_motion; u32 next_right_motion; }; /* Config for progressive: by pass */ #define CSDI_CONFIG_PROG 0x00000000 /* Config for directional deinterlacing without motion */ #define CSDI_CONFIG_INTER_DIR 0x00000016 /* Additional configs for fader, blender, motion,... deinterlace algorithms */ #define CSDI_CONFIG2_DFLT 0x000001B3 #define CSDI_DCDI_CONFIG_DFLT 0x00203803 struct sti_hqvdp_hvsrc { u32 hor_panoramic_ctrl; u32 output_picture_size; u32 init_horizontal; u32 init_vertical; u32 param_ctrl; u32 yh_coef[NB_COEF]; u32 ch_coef[NB_COEF]; u32 yv_coef[NB_COEF]; u32 cv_coef[NB_COEF]; u32 hori_shift; u32 vert_shift; }; /* Default ParamCtrl: all controls enabled */ #define HVSRC_PARAM_CTRL_DFLT 0xFFFFFFFF struct sti_hqvdp_iqi { u32 config; u32 demo_wind_size; u32 pk_config; u32 coeff0_coeff1; u32 coeff2_coeff3; u32 coeff4; u32 pk_lut; u32 pk_gain; u32 pk_coring_level; u32 cti_config; u32 le_config; u32 le_lut[64]; u32 con_bri; u32 sat_gain; u32 pxf_conf; u32 default_color; }; /* Default Config : IQI bypassed */ #define IQI_CONFIG_DFLT 0x00000001 /* Default Contrast & Brightness gain = 256 */ #define IQI_CON_BRI_DFLT 0x00000100 /* Default Saturation gain = 256 */ #define IQI_SAT_GAIN_DFLT 0x00000100 /* Default PxfConf : P2I bypassed */ #define IQI_PXF_CONF_DFLT 0x00000001 struct sti_hqvdp_top_status { u32 processing_time; u32 input_y_crc; u32 input_uv_crc; }; struct sti_hqvdp_fmd_status { u32 fmd_repeat_move_status; u32 fmd_scene_count_status; u32 cfd_sum; u32 field_sum; u32 next_y_fmd_crc; u32 next_next_y_fmd_crc; u32 next_next_next_y_fmd_crc; }; struct sti_hqvdp_csdi_status { u32 prev_y_csdi_crc; u32 cur_y_csdi_crc; u32 next_y_csdi_crc; u32 prev_uv_csdi_crc; u32 cur_uv_csdi_crc; u32 next_uv_csdi_crc; u32 y_csdi_crc; u32 uv_csdi_crc; u32 uv_cup_crc; u32 mot_csdi_crc; u32 mot_cur_csdi_crc; u32 mot_prev_csdi_crc; }; struct sti_hqvdp_hvsrc_status { u32 y_hvsrc_crc; u32 u_hvsrc_crc; u32 v_hvsrc_crc; }; struct sti_hqvdp_iqi_status { u32 pxf_it_status; u32 y_iqi_crc; u32 u_iqi_crc; u32 v_iqi_crc; }; /* Main commands. We use 2 commands one being processed by the firmware, one * ready to be fetched upon next Vsync*/ #define NB_VDP_CMD 2 struct sti_hqvdp_cmd { struct sti_hqvdp_top top; struct sti_hqvdp_vc1re vc1re; struct sti_hqvdp_fmd fmd; struct sti_hqvdp_csdi csdi; struct sti_hqvdp_hvsrc hvsrc; struct sti_hqvdp_iqi iqi; struct sti_hqvdp_top_status top_status; struct sti_hqvdp_fmd_status fmd_status; struct sti_hqvdp_csdi_status csdi_status; struct sti_hqvdp_hvsrc_status hvsrc_status; struct sti_hqvdp_iqi_status iqi_status; }; /* * STI HQVDP structure * * @dev: driver device * @drm_dev: the drm device * @regs: registers * @plane: plane structure for hqvdp it self * @clk: IP clock * @clk_pix_main: pix main clock * @reset: reset control * @vtg_nb: notifier to handle VTG Vsync * @btm_field_pending: is there any bottom field (interlaced frame) to display * @hqvdp_cmd: buffer of commands * @hqvdp_cmd_paddr: physical address of hqvdp_cmd * @vtg: vtg for main data path * @xp70_initialized: true if xp70 is already initialized * @vtg_registered: true if registered to VTG */ struct sti_hqvdp { struct device *dev; struct drm_device *drm_dev; void __iomem *regs; struct sti_plane plane; struct clk *clk; struct clk *clk_pix_main; struct reset_control *reset; struct notifier_block vtg_nb; bool btm_field_pending; void *hqvdp_cmd; u32 hqvdp_cmd_paddr; struct sti_vtg *vtg; bool xp70_initialized; bool vtg_registered; }; #define to_sti_hqvdp(x) container_of(x, struct sti_hqvdp, plane) static const uint32_t hqvdp_supported_formats[] = { DRM_FORMAT_NV12, }; /** * sti_hqvdp_get_free_cmd * @hqvdp: hqvdp structure * * Look for a hqvdp_cmd that is not being used (or about to be used) by the FW. * * RETURNS: * the offset of the command to be used. * -1 in error cases */ static int sti_hqvdp_get_free_cmd(struct sti_hqvdp *hqvdp) { u32 curr_cmd, next_cmd; u32 cmd = hqvdp->hqvdp_cmd_paddr; int i; curr_cmd = readl(hqvdp->regs + HQVDP_MBX_CURRENT_CMD); next_cmd = readl(hqvdp->regs + HQVDP_MBX_NEXT_CMD); for (i = 0; i < NB_VDP_CMD; i++) { if ((cmd != curr_cmd) && (cmd != next_cmd)) return i * sizeof(struct sti_hqvdp_cmd); cmd += sizeof(struct sti_hqvdp_cmd); } return -1; } /** * sti_hqvdp_get_curr_cmd * @hqvdp: hqvdp structure * * Look for the hqvdp_cmd that is being used by the FW. * * RETURNS: * the offset of the command to be used. * -1 in error cases */ static int sti_hqvdp_get_curr_cmd(struct sti_hqvdp *hqvdp) { u32 curr_cmd; u32 cmd = hqvdp->hqvdp_cmd_paddr; unsigned int i; curr_cmd = readl(hqvdp->regs + HQVDP_MBX_CURRENT_CMD); for (i = 0; i < NB_VDP_CMD; i++) { if (cmd == curr_cmd) return i * sizeof(struct sti_hqvdp_cmd); cmd += sizeof(struct sti_hqvdp_cmd); } return -1; } /** * sti_hqvdp_get_next_cmd * @hqvdp: hqvdp structure * * Look for the next hqvdp_cmd that will be used by the FW. * * RETURNS: * the offset of the next command that will be used. * -1 in error cases */ static int sti_hqvdp_get_next_cmd(struct sti_hqvdp *hqvdp) { int next_cmd; dma_addr_t cmd = hqvdp->hqvdp_cmd_paddr; unsigned int i; next_cmd = readl(hqvdp->regs + HQVDP_MBX_NEXT_CMD); for (i = 0; i < NB_VDP_CMD; i++) { if (cmd == next_cmd) return i * sizeof(struct sti_hqvdp_cmd); cmd += sizeof(struct sti_hqvdp_cmd); } return -1; } #define DBGFS_DUMP(reg) seq_printf(s, "\n %-25s 0x%08X", #reg, \ readl(hqvdp->regs + reg)) static const char *hqvdp_dbg_get_lut(u32 *coef) { if (!memcmp(coef, coef_lut_a_legacy, 16)) return "LUT A"; if (!memcmp(coef, coef_lut_b, 16)) return "LUT B"; if (!memcmp(coef, coef_lut_c_y_legacy, 16)) return "LUT C Y"; if (!memcmp(coef, coef_lut_c_c_legacy, 16)) return "LUT C C"; if (!memcmp(coef, coef_lut_d_y_legacy, 16)) return "LUT D Y"; if (!memcmp(coef, coef_lut_d_c_legacy, 16)) return "LUT D C"; if (!memcmp(coef, coef_lut_e_y_legacy, 16)) return "LUT E Y"; if (!memcmp(coef, coef_lut_e_c_legacy, 16)) return "LUT E C"; if (!memcmp(coef, coef_lut_f_y_legacy, 16)) return "LUT F Y"; if (!memcmp(coef, coef_lut_f_c_legacy, 16)) return "LUT F C"; return "<UNKNOWN>"; } static void hqvdp_dbg_dump_cmd(struct seq_file *s, struct sti_hqvdp_cmd *c) { int src_w, src_h, dst_w, dst_h; seq_puts(s, "\n\tTOP:"); seq_printf(s, "\n\t %-20s 0x%08X", "Config", c->top.config); switch (c->top.config) { case TOP_CONFIG_PROGRESSIVE: seq_puts(s, "\tProgressive"); break; case TOP_CONFIG_INTER_TOP: seq_puts(s, "\tInterlaced, top field"); break; case TOP_CONFIG_INTER_BTM: seq_puts(s, "\tInterlaced, bottom field"); break; default: seq_puts(s, "\t<UNKNOWN>"); break; } seq_printf(s, "\n\t %-20s 0x%08X", "MemFormat", c->top.mem_format); seq_printf(s, "\n\t %-20s 0x%08X", "CurrentY", c->top.current_luma); seq_printf(s, "\n\t %-20s 0x%08X", "CurrentC", c->top.current_chroma); seq_printf(s, "\n\t %-20s 0x%08X", "YSrcPitch", c->top.luma_src_pitch); seq_printf(s, "\n\t %-20s 0x%08X", "CSrcPitch", c->top.chroma_src_pitch); seq_printf(s, "\n\t %-20s 0x%08X", "InputFrameSize", c->top.input_frame_size); seq_printf(s, "\t%dx%d", c->top.input_frame_size & 0x0000FFFF, c->top.input_frame_size >> 16); seq_printf(s, "\n\t %-20s 0x%08X", "InputViewportSize", c->top.input_viewport_size); src_w = c->top.input_viewport_size & 0x0000FFFF; src_h = c->top.input_viewport_size >> 16; seq_printf(s, "\t%dx%d", src_w, src_h); seq_puts(s, "\n\tHVSRC:"); seq_printf(s, "\n\t %-20s 0x%08X", "OutputPictureSize", c->hvsrc.output_picture_size); dst_w = c->hvsrc.output_picture_size & 0x0000FFFF; dst_h = c->hvsrc.output_picture_size >> 16; seq_printf(s, "\t%dx%d", dst_w, dst_h); seq_printf(s, "\n\t %-20s 0x%08X", "ParamCtrl", c->hvsrc.param_ctrl); seq_printf(s, "\n\t %-20s %s", "yh_coef", hqvdp_dbg_get_lut(c->hvsrc.yh_coef)); seq_printf(s, "\n\t %-20s %s", "ch_coef", hqvdp_dbg_get_lut(c->hvsrc.ch_coef)); seq_printf(s, "\n\t %-20s %s", "yv_coef", hqvdp_dbg_get_lut(c->hvsrc.yv_coef)); seq_printf(s, "\n\t %-20s %s", "cv_coef", hqvdp_dbg_get_lut(c->hvsrc.cv_coef)); seq_printf(s, "\n\t %-20s", "ScaleH"); if (dst_w > src_w) seq_printf(s, " %d/1", dst_w / src_w); else seq_printf(s, " 1/%d", src_w / dst_w); seq_printf(s, "\n\t %-20s", "tScaleV"); if (dst_h > src_h) seq_printf(s, " %d/1", dst_h / src_h); else seq_printf(s, " 1/%d", src_h / dst_h); seq_puts(s, "\n\tCSDI:"); seq_printf(s, "\n\t %-20s 0x%08X\t", "Config", c->csdi.config); switch (c->csdi.config) { case CSDI_CONFIG_PROG: seq_puts(s, "Bypass"); break; case CSDI_CONFIG_INTER_DIR: seq_puts(s, "Deinterlace, directional"); break; default: seq_puts(s, "<UNKNOWN>"); break; } seq_printf(s, "\n\t %-20s 0x%08X", "Config2", c->csdi.config2); seq_printf(s, "\n\t %-20s 0x%08X", "DcdiConfig", c->csdi.dcdi_config); } static int hqvdp_dbg_show(struct seq_file *s, void *data) { struct drm_info_node *node = s->private; struct sti_hqvdp *hqvdp = (struct sti_hqvdp *)node->info_ent->data; int cmd, cmd_offset, infoxp70; void *virt; seq_printf(s, "%s: (vaddr = 0x%p)", sti_plane_to_str(&hqvdp->plane), hqvdp->regs); DBGFS_DUMP(HQVDP_MBX_IRQ_TO_XP70); DBGFS_DUMP(HQVDP_MBX_INFO_HOST); DBGFS_DUMP(HQVDP_MBX_IRQ_TO_HOST); DBGFS_DUMP(HQVDP_MBX_INFO_XP70); infoxp70 = readl(hqvdp->regs + HQVDP_MBX_INFO_XP70); seq_puts(s, "\tFirmware state: "); if (infoxp70 & INFO_XP70_FW_READY) seq_puts(s, "idle and ready"); else if (infoxp70 & INFO_XP70_FW_PROCESSING) seq_puts(s, "processing a picture"); else if (infoxp70 & INFO_XP70_FW_INITQUEUES) seq_puts(s, "programming queues"); else seq_puts(s, "NOT READY"); DBGFS_DUMP(HQVDP_MBX_SW_RESET_CTRL); DBGFS_DUMP(HQVDP_MBX_STARTUP_CTRL1); if (readl(hqvdp->regs + HQVDP_MBX_STARTUP_CTRL1) & STARTUP_CTRL1_RST_DONE) seq_puts(s, "\tReset is done"); else seq_puts(s, "\tReset is NOT done"); DBGFS_DUMP(HQVDP_MBX_STARTUP_CTRL2); if (readl(hqvdp->regs + HQVDP_MBX_STARTUP_CTRL2) & STARTUP_CTRL2_FETCH_EN) seq_puts(s, "\tFetch is enabled"); else seq_puts(s, "\tFetch is NOT enabled"); DBGFS_DUMP(HQVDP_MBX_GP_STATUS); DBGFS_DUMP(HQVDP_MBX_NEXT_CMD); DBGFS_DUMP(HQVDP_MBX_CURRENT_CMD); DBGFS_DUMP(HQVDP_MBX_SOFT_VSYNC); if (!(readl(hqvdp->regs + HQVDP_MBX_SOFT_VSYNC) & 3)) seq_puts(s, "\tHW Vsync"); else seq_puts(s, "\tSW Vsync ?!?!"); /* Last command */ cmd = readl(hqvdp->regs + HQVDP_MBX_CURRENT_CMD); cmd_offset = sti_hqvdp_get_curr_cmd(hqvdp); if (cmd_offset == -1) { seq_puts(s, "\n\n Last command: unknown"); } else { virt = hqvdp->hqvdp_cmd + cmd_offset; seq_printf(s, "\n\n Last command: address @ 0x%x (0x%p)", cmd, virt); hqvdp_dbg_dump_cmd(s, (struct sti_hqvdp_cmd *)virt); } /* Next command */ cmd = readl(hqvdp->regs + HQVDP_MBX_NEXT_CMD); cmd_offset = sti_hqvdp_get_next_cmd(hqvdp); if (cmd_offset == -1) { seq_puts(s, "\n\n Next command: unknown"); } else { virt = hqvdp->hqvdp_cmd + cmd_offset; seq_printf(s, "\n\n Next command address: @ 0x%x (0x%p)", cmd, virt); hqvdp_dbg_dump_cmd(s, (struct sti_hqvdp_cmd *)virt); } seq_putc(s, '\n'); return 0; } static struct drm_info_list hqvdp_debugfs_files[] = { { "hqvdp", hqvdp_dbg_show, 0, NULL }, }; static int hqvdp_debugfs_init(struct sti_hqvdp *hqvdp, struct drm_minor *minor) { unsigned int i; for (i = 0; i < ARRAY_SIZE(hqvdp_debugfs_files); i++) hqvdp_debugfs_files[i].data = hqvdp; return drm_debugfs_create_files(hqvdp_debugfs_files, ARRAY_SIZE(hqvdp_debugfs_files), minor->debugfs_root, minor); } /** * sti_hqvdp_update_hvsrc * @orient: horizontal or vertical * @scale: scaling/zoom factor * @hvsrc: the structure containing the LUT coef * * Update the Y and C Lut coef, as well as the shift param * * RETURNS: * None. */ static void sti_hqvdp_update_hvsrc(enum sti_hvsrc_orient orient, int scale, struct sti_hqvdp_hvsrc *hvsrc) { const int *coef_c, *coef_y; int shift_c, shift_y; /* Get the appropriate coef tables */ if (scale < SCALE_MAX_FOR_LEG_LUT_F) { coef_y = coef_lut_f_y_legacy; coef_c = coef_lut_f_c_legacy; shift_y = SHIFT_LUT_F_Y_LEGACY; shift_c = SHIFT_LUT_F_C_LEGACY; } else if (scale < SCALE_MAX_FOR_LEG_LUT_E) { coef_y = coef_lut_e_y_legacy; coef_c = coef_lut_e_c_legacy; shift_y = SHIFT_LUT_E_Y_LEGACY; shift_c = SHIFT_LUT_E_C_LEGACY; } else if (scale < SCALE_MAX_FOR_LEG_LUT_D) { coef_y = coef_lut_d_y_legacy; coef_c = coef_lut_d_c_legacy; shift_y = SHIFT_LUT_D_Y_LEGACY; shift_c = SHIFT_LUT_D_C_LEGACY; } else if (scale < SCALE_MAX_FOR_LEG_LUT_C) { coef_y = coef_lut_c_y_legacy; coef_c = coef_lut_c_c_legacy; shift_y = SHIFT_LUT_C_Y_LEGACY; shift_c = SHIFT_LUT_C_C_LEGACY; } else if (scale == SCALE_MAX_FOR_LEG_LUT_C) { coef_y = coef_c = coef_lut_b; shift_y = shift_c = SHIFT_LUT_B; } else { coef_y = coef_c = coef_lut_a_legacy; shift_y = shift_c = SHIFT_LUT_A_LEGACY; } if (orient == HVSRC_HORI) { hvsrc->hori_shift = (shift_c << 16) | shift_y; memcpy(hvsrc->yh_coef, coef_y, sizeof(hvsrc->yh_coef)); memcpy(hvsrc->ch_coef, coef_c, sizeof(hvsrc->ch_coef)); } else { hvsrc->vert_shift = (shift_c << 16) | shift_y; memcpy(hvsrc->yv_coef, coef_y, sizeof(hvsrc->yv_coef)); memcpy(hvsrc->cv_coef, coef_c, sizeof(hvsrc->cv_coef)); } } /** * sti_hqvdp_check_hw_scaling * @hqvdp: hqvdp pointer * @mode: display mode with timing constraints * @src_w: source width * @src_h: source height * @dst_w: destination width * @dst_h: destination height * * Check if the HW is able to perform the scaling request * The firmware scaling limitation is "CEIL(1/Zy) <= FLOOR(LFW)" where: * Zy = OutputHeight / InputHeight * LFW = (Tx * IPClock) / (MaxNbCycles * Cp) * Tx : Total video mode horizontal resolution * IPClock : HQVDP IP clock (Mhz) * MaxNbCycles: max(InputWidth, OutputWidth) * Cp: Video mode pixel clock (Mhz) * * RETURNS: * True if the HW can scale. */ static bool sti_hqvdp_check_hw_scaling(struct sti_hqvdp *hqvdp, struct drm_display_mode *mode, int src_w, int src_h, int dst_w, int dst_h) { unsigned long lfw; unsigned int inv_zy; lfw = mode->htotal * (clk_get_rate(hqvdp->clk) / 1000000); lfw /= max(src_w, dst_w) * mode->clock / 1000; inv_zy = DIV_ROUND_UP(src_h, dst_h); return (inv_zy <= lfw) ? true : false; } /** * sti_hqvdp_disable * @hqvdp: hqvdp pointer * * Disables the HQVDP plane */ static void sti_hqvdp_disable(struct sti_hqvdp *hqvdp) { int i; DRM_DEBUG_DRIVER("%s\n", sti_plane_to_str(&hqvdp->plane)); /* Unregister VTG Vsync callback */ if (sti_vtg_unregister_client(hqvdp->vtg, &hqvdp->vtg_nb)) DRM_DEBUG_DRIVER("Warning: cannot unregister VTG notifier\n"); /* Set next cmd to NULL */ writel(0, hqvdp->regs + HQVDP_MBX_NEXT_CMD); for (i = 0; i < POLL_MAX_ATTEMPT; i++) { if (readl(hqvdp->regs + HQVDP_MBX_INFO_XP70) & INFO_XP70_FW_READY) break; msleep(POLL_DELAY_MS); } /* VTG can stop now */ clk_disable_unprepare(hqvdp->clk_pix_main); if (i == POLL_MAX_ATTEMPT) DRM_ERROR("XP70 could not revert to idle\n"); hqvdp->plane.status = STI_PLANE_DISABLED; hqvdp->vtg_registered = false; } /** * sti_vdp_vtg_cb * @nb: notifier block * @evt: event message * @data: private data * * Handle VTG Vsync event, display pending bottom field * * RETURNS: * 0 on success. */ static int sti_hqvdp_vtg_cb(struct notifier_block *nb, unsigned long evt, void *data) { struct sti_hqvdp *hqvdp = container_of(nb, struct sti_hqvdp, vtg_nb); int btm_cmd_offset, top_cmd_offest; struct sti_hqvdp_cmd *btm_cmd, *top_cmd; if ((evt != VTG_TOP_FIELD_EVENT) && (evt != VTG_BOTTOM_FIELD_EVENT)) { DRM_DEBUG_DRIVER("Unknown event\n"); return 0; } if (hqvdp->plane.status == STI_PLANE_FLUSHING) { /* disable need to be synchronize on vsync event */ DRM_DEBUG_DRIVER("Vsync event received => disable %s\n", sti_plane_to_str(&hqvdp->plane)); sti_hqvdp_disable(hqvdp); } if (hqvdp->btm_field_pending) { /* Create the btm field command from the current one */ btm_cmd_offset = sti_hqvdp_get_free_cmd(hqvdp); top_cmd_offest = sti_hqvdp_get_curr_cmd(hqvdp); if ((btm_cmd_offset == -1) || (top_cmd_offest == -1)) { DRM_DEBUG_DRIVER("Warning: no cmd, will skip field\n"); return -EBUSY; } btm_cmd = hqvdp->hqvdp_cmd + btm_cmd_offset; top_cmd = hqvdp->hqvdp_cmd + top_cmd_offest; memcpy(btm_cmd, top_cmd, sizeof(*btm_cmd)); btm_cmd->top.config = TOP_CONFIG_INTER_BTM; btm_cmd->top.current_luma += btm_cmd->top.luma_src_pitch / 2; btm_cmd->top.current_chroma += btm_cmd->top.chroma_src_pitch / 2; /* Post the command to mailbox */ writel(hqvdp->hqvdp_cmd_paddr + btm_cmd_offset, hqvdp->regs + HQVDP_MBX_NEXT_CMD); hqvdp->btm_field_pending = false; dev_dbg(hqvdp->dev, "%s Posted command:0x%x\n", __func__, hqvdp->hqvdp_cmd_paddr); sti_plane_update_fps(&hqvdp->plane, false, true); } return 0; } static void sti_hqvdp_init(struct sti_hqvdp *hqvdp) { int size; dma_addr_t dma_addr; hqvdp->vtg_nb.notifier_call = sti_hqvdp_vtg_cb; /* Allocate memory for the VDP commands */ size = NB_VDP_CMD * sizeof(struct sti_hqvdp_cmd); hqvdp->hqvdp_cmd = dma_alloc_wc(hqvdp->dev, size, &dma_addr, GFP_KERNEL | GFP_DMA); if (!hqvdp->hqvdp_cmd) { DRM_ERROR("Failed to allocate memory for VDP cmd\n"); return; } hqvdp->hqvdp_cmd_paddr = (u32)dma_addr; memset(hqvdp->hqvdp_cmd, 0, size); } static void sti_hqvdp_init_plugs(struct sti_hqvdp *hqvdp) { /* Configure Plugs (same for RD & WR) */ writel(PLUG_PAGE_SIZE_256, hqvdp->regs + HQVDP_RD_PLUG_PAGE_SIZE); writel(PLUG_MIN_OPC_8, hqvdp->regs + HQVDP_RD_PLUG_MIN_OPC); writel(PLUG_MAX_OPC_64, hqvdp->regs + HQVDP_RD_PLUG_MAX_OPC); writel(PLUG_MAX_CHK_2X, hqvdp->regs + HQVDP_RD_PLUG_MAX_CHK); writel(PLUG_MAX_MSG_1X, hqvdp->regs + HQVDP_RD_PLUG_MAX_MSG); writel(PLUG_MIN_SPACE_1, hqvdp->regs + HQVDP_RD_PLUG_MIN_SPACE); writel(PLUG_CONTROL_ENABLE, hqvdp->regs + HQVDP_RD_PLUG_CONTROL); writel(PLUG_PAGE_SIZE_256, hqvdp->regs + HQVDP_WR_PLUG_PAGE_SIZE); writel(PLUG_MIN_OPC_8, hqvdp->regs + HQVDP_WR_PLUG_MIN_OPC); writel(PLUG_MAX_OPC_64, hqvdp->regs + HQVDP_WR_PLUG_MAX_OPC); writel(PLUG_MAX_CHK_2X, hqvdp->regs + HQVDP_WR_PLUG_MAX_CHK); writel(PLUG_MAX_MSG_1X, hqvdp->regs + HQVDP_WR_PLUG_MAX_MSG); writel(PLUG_MIN_SPACE_1, hqvdp->regs + HQVDP_WR_PLUG_MIN_SPACE); writel(PLUG_CONTROL_ENABLE, hqvdp->regs + HQVDP_WR_PLUG_CONTROL); } /** * sti_hqvdp_start_xp70 * @hqvdp: hqvdp pointer * * Run the xP70 initialization sequence */ static void sti_hqvdp_start_xp70(struct sti_hqvdp *hqvdp) { const struct firmware *firmware; u32 *fw_rd_plug, *fw_wr_plug, *fw_pmem, *fw_dmem; u8 *data; int i; struct fw_header { int rd_size; int wr_size; int pmem_size; int dmem_size; } *header; DRM_DEBUG_DRIVER("\n"); if (hqvdp->xp70_initialized) { DRM_DEBUG_DRIVER("HQVDP XP70 already initialized\n"); return; } /* Request firmware */ if (request_firmware(&firmware, HQVDP_FMW_NAME, hqvdp->dev)) { DRM_ERROR("Can't get HQVDP firmware\n"); return; } /* Check firmware parts */ if (!firmware) { DRM_ERROR("Firmware not available\n"); return; } header = (struct fw_header *)firmware->data; if (firmware->size < sizeof(*header)) { DRM_ERROR("Invalid firmware size (%d)\n", firmware->size); goto out; } if ((sizeof(*header) + header->rd_size + header->wr_size + header->pmem_size + header->dmem_size) != firmware->size) { DRM_ERROR("Invalid fmw structure (%d+%d+%d+%d+%d != %d)\n", sizeof(*header), header->rd_size, header->wr_size, header->pmem_size, header->dmem_size, firmware->size); goto out; } data = (u8 *)firmware->data; data += sizeof(*header); fw_rd_plug = (void *)data; data += header->rd_size; fw_wr_plug = (void *)data; data += header->wr_size; fw_pmem = (void *)data; data += header->pmem_size; fw_dmem = (void *)data; /* Enable clock */ if (clk_prepare_enable(hqvdp->clk)) DRM_ERROR("Failed to prepare/enable HQVDP clk\n"); /* Reset */ writel(SW_RESET_CTRL_FULL, hqvdp->regs + HQVDP_MBX_SW_RESET_CTRL); for (i = 0; i < POLL_MAX_ATTEMPT; i++) { if (readl(hqvdp->regs + HQVDP_MBX_STARTUP_CTRL1) & STARTUP_CTRL1_RST_DONE) break; msleep(POLL_DELAY_MS); } if (i == POLL_MAX_ATTEMPT) { DRM_ERROR("Could not reset\n"); clk_disable_unprepare(hqvdp->clk); goto out; } /* Init Read & Write plugs */ for (i = 0; i < header->rd_size / 4; i++) writel(fw_rd_plug[i], hqvdp->regs + HQVDP_RD_PLUG + i * 4); for (i = 0; i < header->wr_size / 4; i++) writel(fw_wr_plug[i], hqvdp->regs + HQVDP_WR_PLUG + i * 4); sti_hqvdp_init_plugs(hqvdp); /* Authorize Idle Mode */ writel(STARTUP_CTRL1_AUTH_IDLE, hqvdp->regs + HQVDP_MBX_STARTUP_CTRL1); /* Prevent VTG interruption during the boot */ writel(SOFT_VSYNC_SW_CTRL_IRQ, hqvdp->regs + HQVDP_MBX_SOFT_VSYNC); writel(0, hqvdp->regs + HQVDP_MBX_NEXT_CMD); /* Download PMEM & DMEM */ for (i = 0; i < header->pmem_size / 4; i++) writel(fw_pmem[i], hqvdp->regs + HQVDP_PMEM + i * 4); for (i = 0; i < header->dmem_size / 4; i++) writel(fw_dmem[i], hqvdp->regs + HQVDP_DMEM + i * 4); /* Enable fetch */ writel(STARTUP_CTRL2_FETCH_EN, hqvdp->regs + HQVDP_MBX_STARTUP_CTRL2); /* Wait end of boot */ for (i = 0; i < POLL_MAX_ATTEMPT; i++) { if (readl(hqvdp->regs + HQVDP_MBX_INFO_XP70) & INFO_XP70_FW_READY) break; msleep(POLL_DELAY_MS); } if (i == POLL_MAX_ATTEMPT) { DRM_ERROR("Could not boot\n"); clk_disable_unprepare(hqvdp->clk); goto out; } /* Launch Vsync */ writel(SOFT_VSYNC_HW, hqvdp->regs + HQVDP_MBX_SOFT_VSYNC); DRM_INFO("HQVDP XP70 initialized\n"); hqvdp->xp70_initialized = true; out: release_firmware(firmware); } static int sti_hqvdp_atomic_check(struct drm_plane *drm_plane, struct drm_plane_state *state) { struct sti_plane *plane = to_sti_plane(drm_plane); struct sti_hqvdp *hqvdp = to_sti_hqvdp(plane); struct drm_crtc *crtc = state->crtc; struct drm_framebuffer *fb = state->fb; struct drm_crtc_state *crtc_state; struct drm_display_mode *mode; int dst_x, dst_y, dst_w, dst_h; int src_x, src_y, src_w, src_h; /* no need for further checks if the plane is being disabled */ if (!crtc || !fb) return 0; crtc_state = drm_atomic_get_crtc_state(state->state, crtc); mode = &crtc_state->mode; dst_x = state->crtc_x; dst_y = state->crtc_y; dst_w = clamp_val(state->crtc_w, 0, mode->hdisplay - dst_x); dst_h = clamp_val(state->crtc_h, 0, mode->vdisplay - dst_y); /* src_x are in 16.16 format */ src_x = state->src_x >> 16; src_y = state->src_y >> 16; src_w = state->src_w >> 16; src_h = state->src_h >> 16; if (mode->clock && !sti_hqvdp_check_hw_scaling(hqvdp, mode, src_w, src_h, dst_w, dst_h)) { DRM_ERROR("Scaling beyond HW capabilities\n"); return -EINVAL; } if (!drm_fb_cma_get_gem_obj(fb, 0)) { DRM_ERROR("Can't get CMA GEM object for fb\n"); return -EINVAL; } /* * Input / output size * Align to upper even value */ dst_w = ALIGN(dst_w, 2); dst_h = ALIGN(dst_h, 2); if ((src_w > MAX_WIDTH) || (src_w < MIN_WIDTH) || (src_h > MAX_HEIGHT) || (src_h < MIN_HEIGHT) || (dst_w > MAX_WIDTH) || (dst_w < MIN_WIDTH) || (dst_h > MAX_HEIGHT) || (dst_h < MIN_HEIGHT)) { DRM_ERROR("Invalid in/out size %dx%d -> %dx%d\n", src_w, src_h, dst_w, dst_h); return -EINVAL; } if (!hqvdp->xp70_initialized) /* Start HQVDP XP70 coprocessor */ sti_hqvdp_start_xp70(hqvdp); if (!hqvdp->vtg_registered) { /* Prevent VTG shutdown */ if (clk_prepare_enable(hqvdp->clk_pix_main)) { DRM_ERROR("Failed to prepare/enable pix main clk\n"); return -EINVAL; } /* Register VTG Vsync callback to handle bottom fields */ if (sti_vtg_register_client(hqvdp->vtg, &hqvdp->vtg_nb, crtc)) { DRM_ERROR("Cannot register VTG notifier\n"); clk_disable_unprepare(hqvdp->clk_pix_main); return -EINVAL; } hqvdp->vtg_registered = true; } DRM_DEBUG_KMS("CRTC:%d (%s) drm plane:%d (%s)\n", crtc->base.id, sti_mixer_to_str(to_sti_mixer(crtc)), drm_plane->base.id, sti_plane_to_str(plane)); DRM_DEBUG_KMS("%s dst=(%dx%d)@(%d,%d) - src=(%dx%d)@(%d,%d)\n", sti_plane_to_str(plane), dst_w, dst_h, dst_x, dst_y, src_w, src_h, src_x, src_y); return 0; } static void sti_hqvdp_atomic_update(struct drm_plane *drm_plane, struct drm_plane_state *oldstate) { struct drm_plane_state *state = drm_plane->state; struct sti_plane *plane = to_sti_plane(drm_plane); struct sti_hqvdp *hqvdp = to_sti_hqvdp(plane); struct drm_crtc *crtc = state->crtc; struct drm_framebuffer *fb = state->fb; struct drm_display_mode *mode; int dst_x, dst_y, dst_w, dst_h; int src_x, src_y, src_w, src_h; struct drm_gem_cma_object *cma_obj; struct sti_hqvdp_cmd *cmd; int scale_h, scale_v; int cmd_offset; if (!crtc || !fb) return; if ((oldstate->fb == state->fb) && (oldstate->crtc_x == state->crtc_x) && (oldstate->crtc_y == state->crtc_y) && (oldstate->crtc_w == state->crtc_w) && (oldstate->crtc_h == state->crtc_h) && (oldstate->src_x == state->src_x) && (oldstate->src_y == state->src_y) && (oldstate->src_w == state->src_w) && (oldstate->src_h == state->src_h)) { /* No change since last update, do not post cmd */ DRM_DEBUG_DRIVER("No change, not posting cmd\n"); plane->status = STI_PLANE_UPDATED; return; } mode = &crtc->mode; dst_x = state->crtc_x; dst_y = state->crtc_y; dst_w = clamp_val(state->crtc_w, 0, mode->hdisplay - dst_x); dst_h = clamp_val(state->crtc_h, 0, mode->vdisplay - dst_y); /* src_x are in 16.16 format */ src_x = state->src_x >> 16; src_y = state->src_y >> 16; src_w = state->src_w >> 16; src_h = state->src_h >> 16; cmd_offset = sti_hqvdp_get_free_cmd(hqvdp); if (cmd_offset == -1) { DRM_DEBUG_DRIVER("Warning: no cmd, will skip frame\n"); return; } cmd = hqvdp->hqvdp_cmd + cmd_offset; /* Static parameters, defaulting to progressive mode */ cmd->top.config = TOP_CONFIG_PROGRESSIVE; cmd->top.mem_format = TOP_MEM_FORMAT_DFLT; cmd->hvsrc.param_ctrl = HVSRC_PARAM_CTRL_DFLT; cmd->csdi.config = CSDI_CONFIG_PROG; /* VC1RE, FMD bypassed : keep everything set to 0 * IQI/P2I bypassed */ cmd->iqi.config = IQI_CONFIG_DFLT; cmd->iqi.con_bri = IQI_CON_BRI_DFLT; cmd->iqi.sat_gain = IQI_SAT_GAIN_DFLT; cmd->iqi.pxf_conf = IQI_PXF_CONF_DFLT; cma_obj = drm_fb_cma_get_gem_obj(fb, 0); DRM_DEBUG_DRIVER("drm FB:%d format:%.4s phys@:0x%lx\n", fb->base.id, (char *)&fb->format->format, (unsigned long)cma_obj->paddr); /* Buffer planes address */ cmd->top.current_luma = (u32)cma_obj->paddr + fb->offsets[0]; cmd->top.current_chroma = (u32)cma_obj->paddr + fb->offsets[1]; /* Pitches */ cmd->top.luma_processed_pitch = fb->pitches[0]; cmd->top.luma_src_pitch = fb->pitches[0]; cmd->top.chroma_processed_pitch = fb->pitches[1]; cmd->top.chroma_src_pitch = fb->pitches[1]; /* Input / output size * Align to upper even value */ dst_w = ALIGN(dst_w, 2); dst_h = ALIGN(dst_h, 2); cmd->top.input_viewport_size = src_h << 16 | src_w; cmd->top.input_frame_size = src_h << 16 | src_w; cmd->hvsrc.output_picture_size = dst_h << 16 | dst_w; cmd->top.input_viewport_ori = src_y << 16 | src_x; /* Handle interlaced */ if (fb->flags & DRM_MODE_FB_INTERLACED) { /* Top field to display */ cmd->top.config = TOP_CONFIG_INTER_TOP; /* Update pitches and vert size */ cmd->top.input_frame_size = (src_h / 2) << 16 | src_w; cmd->top.luma_processed_pitch *= 2; cmd->top.luma_src_pitch *= 2; cmd->top.chroma_processed_pitch *= 2; cmd->top.chroma_src_pitch *= 2; /* Enable directional deinterlacing processing */ cmd->csdi.config = CSDI_CONFIG_INTER_DIR; cmd->csdi.config2 = CSDI_CONFIG2_DFLT; cmd->csdi.dcdi_config = CSDI_DCDI_CONFIG_DFLT; } /* Update hvsrc lut coef */ scale_h = SCALE_FACTOR * dst_w / src_w; sti_hqvdp_update_hvsrc(HVSRC_HORI, scale_h, &cmd->hvsrc); scale_v = SCALE_FACTOR * dst_h / src_h; sti_hqvdp_update_hvsrc(HVSRC_VERT, scale_v, &cmd->hvsrc); writel(hqvdp->hqvdp_cmd_paddr + cmd_offset, hqvdp->regs + HQVDP_MBX_NEXT_CMD); /* Interlaced : get ready to display the bottom field at next Vsync */ if (fb->flags & DRM_MODE_FB_INTERLACED) hqvdp->btm_field_pending = true; dev_dbg(hqvdp->dev, "%s Posted command:0x%x\n", __func__, hqvdp->hqvdp_cmd_paddr + cmd_offset); sti_plane_update_fps(plane, true, true); plane->status = STI_PLANE_UPDATED; } static void sti_hqvdp_atomic_disable(struct drm_plane *drm_plane, struct drm_plane_state *oldstate) { struct sti_plane *plane = to_sti_plane(drm_plane); if (!oldstate->crtc) { DRM_DEBUG_DRIVER("drm plane:%d not enabled\n", drm_plane->base.id); return; } DRM_DEBUG_DRIVER("CRTC:%d (%s) drm plane:%d (%s)\n", oldstate->crtc->base.id, sti_mixer_to_str(to_sti_mixer(oldstate->crtc)), drm_plane->base.id, sti_plane_to_str(plane)); plane->status = STI_PLANE_DISABLING; } static const struct drm_plane_helper_funcs sti_hqvdp_helpers_funcs = { .atomic_check = sti_hqvdp_atomic_check, .atomic_update = sti_hqvdp_atomic_update, .atomic_disable = sti_hqvdp_atomic_disable, }; static void sti_hqvdp_destroy(struct drm_plane *drm_plane) { DRM_DEBUG_DRIVER("\n"); drm_plane_cleanup(drm_plane); } static int sti_hqvdp_late_register(struct drm_plane *drm_plane) { struct sti_plane *plane = to_sti_plane(drm_plane); struct sti_hqvdp *hqvdp = to_sti_hqvdp(plane); return hqvdp_debugfs_init(hqvdp, drm_plane->dev->primary); } static const struct drm_plane_funcs sti_hqvdp_plane_helpers_funcs = { .update_plane = drm_atomic_helper_update_plane, .disable_plane = drm_atomic_helper_disable_plane, .destroy = sti_hqvdp_destroy, .reset = sti_plane_reset, .atomic_duplicate_state = drm_atomic_helper_plane_duplicate_state, .atomic_destroy_state = drm_atomic_helper_plane_destroy_state, .late_register = sti_hqvdp_late_register, }; static struct drm_plane *sti_hqvdp_create(struct drm_device *drm_dev, struct device *dev, int desc) { struct sti_hqvdp *hqvdp = dev_get_drvdata(dev); int res; hqvdp->plane.desc = desc; hqvdp->plane.status = STI_PLANE_DISABLED; sti_hqvdp_init(hqvdp); res = drm_universal_plane_init(drm_dev, &hqvdp->plane.drm_plane, 1, &sti_hqvdp_plane_helpers_funcs, hqvdp_supported_formats, ARRAY_SIZE(hqvdp_supported_formats), NULL, DRM_PLANE_TYPE_OVERLAY, NULL); if (res) { DRM_ERROR("Failed to initialize universal plane\n"); return NULL; } drm_plane_helper_add(&hqvdp->plane.drm_plane, &sti_hqvdp_helpers_funcs); sti_plane_init_property(&hqvdp->plane, DRM_PLANE_TYPE_OVERLAY); return &hqvdp->plane.drm_plane; } static int sti_hqvdp_bind(struct device *dev, struct device *master, void *data) { struct sti_hqvdp *hqvdp = dev_get_drvdata(dev); struct drm_device *drm_dev = data; struct drm_plane *plane; DRM_DEBUG_DRIVER("\n"); hqvdp->drm_dev = drm_dev; /* Create HQVDP plane once xp70 is initialized */ plane = sti_hqvdp_create(drm_dev, hqvdp->dev, STI_HQVDP_0); if (!plane) DRM_ERROR("Can't create HQVDP plane\n"); return 0; } static void sti_hqvdp_unbind(struct device *dev, struct device *master, void *data) { /* do nothing */ } static const struct component_ops sti_hqvdp_ops = { .bind = sti_hqvdp_bind, .unbind = sti_hqvdp_unbind, }; static int sti_hqvdp_probe(struct platform_device *pdev) { struct device *dev = &pdev->dev; struct device_node *vtg_np; struct sti_hqvdp *hqvdp; struct resource *res; DRM_DEBUG_DRIVER("\n"); hqvdp = devm_kzalloc(dev, sizeof(*hqvdp), GFP_KERNEL); if (!hqvdp) { DRM_ERROR("Failed to allocate HQVDP context\n"); return -ENOMEM; } hqvdp->dev = dev; /* Get Memory resources */ res = platform_get_resource(pdev, IORESOURCE_MEM, 0); if (!res) { DRM_ERROR("Get memory resource failed\n"); return -ENXIO; } hqvdp->regs = devm_ioremap(dev, res->start, resource_size(res)); if (!hqvdp->regs) { DRM_ERROR("Register mapping failed\n"); return -ENXIO; } /* Get clock resources */ hqvdp->clk = devm_clk_get(dev, "hqvdp"); hqvdp->clk_pix_main = devm_clk_get(dev, "pix_main"); if (IS_ERR(hqvdp->clk) || IS_ERR(hqvdp->clk_pix_main)) { DRM_ERROR("Cannot get clocks\n"); return -ENXIO; } /* Get reset resources */ hqvdp->reset = devm_reset_control_get(dev, "hqvdp"); if (!IS_ERR(hqvdp->reset)) reset_control_deassert(hqvdp->reset); vtg_np = of_parse_phandle(pdev->dev.of_node, "st,vtg", 0); if (vtg_np) hqvdp->vtg = of_vtg_find(vtg_np); of_node_put(vtg_np); platform_set_drvdata(pdev, hqvdp); return component_add(&pdev->dev, &sti_hqvdp_ops); } static int sti_hqvdp_remove(struct platform_device *pdev) { component_del(&pdev->dev, &sti_hqvdp_ops); return 0; } static const struct of_device_id hqvdp_of_match[] = { { .compatible = "st,stih407-hqvdp", }, { /* end node */ } }; MODULE_DEVICE_TABLE(of, hqvdp_of_match); struct platform_driver sti_hqvdp_driver = { .driver = { .name = "sti-hqvdp", .owner = THIS_MODULE, .of_match_table = hqvdp_of_match, }, .probe = sti_hqvdp_probe, .remove = sti_hqvdp_remove, }; MODULE_AUTHOR("Benjamin Gaignard <benjamin.gaignard@st.com>"); MODULE_DESCRIPTION("STMicroelectronics SoC DRM driver"); MODULE_LICENSE("GPL"); |