Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 | /* SPDX-License-Identifier: GPL-2.0-only */ /* * OMAP44xx SCRM registers and bitfields * * Copyright (C) 2010 Texas Instruments, Inc. * * Benoit Cousson (b-cousson@ti.com) * * This file is automatically generated from the OMAP hardware databases. * We respectfully ask that any modifications to this file be coordinated * with the public linux-omap@vger.kernel.org mailing list and the * authors above to ensure that the autogeneration scripts are kept * up-to-date with the file contents. */ #ifndef __ARCH_ARM_MACH_OMAP2_SCRM_44XX_H #define __ARCH_ARM_MACH_OMAP2_SCRM_44XX_H #define OMAP4_SCRM_BASE 0x4a30a000 #define OMAP44XX_SCRM_REGADDR(reg) \ OMAP2_L4_IO_ADDRESS(OMAP4_SCRM_BASE + (reg)) /* Registers offset */ #define OMAP4_SCRM_REVISION_SCRM_OFFSET 0x0000 #define OMAP4_SCRM_REVISION_SCRM OMAP44XX_SCRM_REGADDR(0x0000) #define OMAP4_SCRM_CLKSETUPTIME_OFFSET 0x0100 #define OMAP4_SCRM_CLKSETUPTIME OMAP44XX_SCRM_REGADDR(0x0100) #define OMAP4_SCRM_PMICSETUPTIME_OFFSET 0x0104 #define OMAP4_SCRM_PMICSETUPTIME OMAP44XX_SCRM_REGADDR(0x0104) #define OMAP4_SCRM_ALTCLKSRC_OFFSET 0x0110 #define OMAP4_SCRM_ALTCLKSRC OMAP44XX_SCRM_REGADDR(0x0110) #define OMAP4_SCRM_MODEMCLKM_OFFSET 0x0118 #define OMAP4_SCRM_MODEMCLKM OMAP44XX_SCRM_REGADDR(0x0118) #define OMAP4_SCRM_D2DCLKM_OFFSET 0x011c #define OMAP4_SCRM_D2DCLKM OMAP44XX_SCRM_REGADDR(0x011c) #define OMAP4_SCRM_EXTCLKREQ_OFFSET 0x0200 #define OMAP4_SCRM_EXTCLKREQ OMAP44XX_SCRM_REGADDR(0x0200) #define OMAP4_SCRM_ACCCLKREQ_OFFSET 0x0204 #define OMAP4_SCRM_ACCCLKREQ OMAP44XX_SCRM_REGADDR(0x0204) #define OMAP4_SCRM_PWRREQ_OFFSET 0x0208 #define OMAP4_SCRM_PWRREQ OMAP44XX_SCRM_REGADDR(0x0208) #define OMAP4_SCRM_AUXCLKREQ0_OFFSET 0x0210 #define OMAP4_SCRM_AUXCLKREQ0 OMAP44XX_SCRM_REGADDR(0x0210) #define OMAP4_SCRM_AUXCLKREQ1_OFFSET 0x0214 #define OMAP4_SCRM_AUXCLKREQ1 OMAP44XX_SCRM_REGADDR(0x0214) #define OMAP4_SCRM_AUXCLKREQ2_OFFSET 0x0218 #define OMAP4_SCRM_AUXCLKREQ2 OMAP44XX_SCRM_REGADDR(0x0218) #define OMAP4_SCRM_AUXCLKREQ3_OFFSET 0x021c #define OMAP4_SCRM_AUXCLKREQ3 OMAP44XX_SCRM_REGADDR(0x021c) #define OMAP4_SCRM_AUXCLKREQ4_OFFSET 0x0220 #define OMAP4_SCRM_AUXCLKREQ4 OMAP44XX_SCRM_REGADDR(0x0220) #define OMAP4_SCRM_AUXCLKREQ5_OFFSET 0x0224 #define OMAP4_SCRM_AUXCLKREQ5 OMAP44XX_SCRM_REGADDR(0x0224) #define OMAP4_SCRM_D2DCLKREQ_OFFSET 0x0234 #define OMAP4_SCRM_D2DCLKREQ OMAP44XX_SCRM_REGADDR(0x0234) #define OMAP4_SCRM_AUXCLK0_OFFSET 0x0310 #define OMAP4_SCRM_AUXCLK0 OMAP44XX_SCRM_REGADDR(0x0310) #define OMAP4_SCRM_AUXCLK1_OFFSET 0x0314 #define OMAP4_SCRM_AUXCLK1 OMAP44XX_SCRM_REGADDR(0x0314) #define OMAP4_SCRM_AUXCLK2_OFFSET 0x0318 #define OMAP4_SCRM_AUXCLK2 OMAP44XX_SCRM_REGADDR(0x0318) #define OMAP4_SCRM_AUXCLK3_OFFSET 0x031c #define OMAP4_SCRM_AUXCLK3 OMAP44XX_SCRM_REGADDR(0x031c) #define OMAP4_SCRM_AUXCLK4_OFFSET 0x0320 #define OMAP4_SCRM_AUXCLK4 OMAP44XX_SCRM_REGADDR(0x0320) #define OMAP4_SCRM_AUXCLK5_OFFSET 0x0324 #define OMAP4_SCRM_AUXCLK5 OMAP44XX_SCRM_REGADDR(0x0324) #define OMAP4_SCRM_RSTTIME_OFFSET 0x0400 #define OMAP4_SCRM_RSTTIME OMAP44XX_SCRM_REGADDR(0x0400) #define OMAP4_SCRM_MODEMRSTCTRL_OFFSET 0x0418 #define OMAP4_SCRM_MODEMRSTCTRL OMAP44XX_SCRM_REGADDR(0x0418) #define OMAP4_SCRM_D2DRSTCTRL_OFFSET 0x041c #define OMAP4_SCRM_D2DRSTCTRL OMAP44XX_SCRM_REGADDR(0x041c) #define OMAP4_SCRM_EXTPWRONRSTCTRL_OFFSET 0x0420 #define OMAP4_SCRM_EXTPWRONRSTCTRL OMAP44XX_SCRM_REGADDR(0x0420) #define OMAP4_SCRM_EXTWARMRSTST_OFFSET 0x0510 #define OMAP4_SCRM_EXTWARMRSTST OMAP44XX_SCRM_REGADDR(0x0510) #define OMAP4_SCRM_APEWARMRSTST_OFFSET 0x0514 #define OMAP4_SCRM_APEWARMRSTST OMAP44XX_SCRM_REGADDR(0x0514) #define OMAP4_SCRM_MODEMWARMRSTST_OFFSET 0x0518 #define OMAP4_SCRM_MODEMWARMRSTST OMAP44XX_SCRM_REGADDR(0x0518) #define OMAP4_SCRM_D2DWARMRSTST_OFFSET 0x051c #define OMAP4_SCRM_D2DWARMRSTST OMAP44XX_SCRM_REGADDR(0x051c) /* Registers shifts and masks */ /* REVISION_SCRM */ #define OMAP4_REV_SHIFT 0 #define OMAP4_REV_MASK (0xff << 0) /* CLKSETUPTIME */ #define OMAP4_DOWNTIME_SHIFT 16 #define OMAP4_DOWNTIME_MASK (0x3f << 16) #define OMAP4_SETUPTIME_SHIFT 0 #define OMAP4_SETUPTIME_MASK (0xfff << 0) /* PMICSETUPTIME */ #define OMAP4_WAKEUPTIME_SHIFT 16 #define OMAP4_WAKEUPTIME_MASK (0x3f << 16) #define OMAP4_SLEEPTIME_SHIFT 0 #define OMAP4_SLEEPTIME_MASK (0x3f << 0) /* ALTCLKSRC */ #define OMAP4_ENABLE_EXT_SHIFT 3 #define OMAP4_ENABLE_EXT_MASK (1 << 3) #define OMAP4_ENABLE_INT_SHIFT 2 #define OMAP4_ENABLE_INT_MASK (1 << 2) #define OMAP4_ALTCLKSRC_MODE_SHIFT 0 #define OMAP4_ALTCLKSRC_MODE_MASK (0x3 << 0) /* MODEMCLKM */ #define OMAP4_CLK_32KHZ_SHIFT 0 #define OMAP4_CLK_32KHZ_MASK (1 << 0) /* D2DCLKM */ #define OMAP4_SYSCLK_SHIFT 1 #define OMAP4_SYSCLK_MASK (1 << 1) /* EXTCLKREQ */ #define OMAP4_POLARITY_SHIFT 0 #define OMAP4_POLARITY_MASK (1 << 0) /* AUXCLKREQ0 */ #define OMAP4_MAPPING_SHIFT 2 #define OMAP4_MAPPING_MASK (0x7 << 2) #define OMAP4_MAPPING_WIDTH 3 #define OMAP4_ACCURACY_SHIFT 1 #define OMAP4_ACCURACY_MASK (1 << 1) /* AUXCLK0 */ #define OMAP4_CLKDIV_SHIFT 16 #define OMAP4_CLKDIV_MASK (0xf << 16) #define OMAP4_CLKDIV_WIDTH 4 #define OMAP4_DISABLECLK_SHIFT 9 #define OMAP4_DISABLECLK_MASK (1 << 9) #define OMAP4_ENABLE_SHIFT 8 #define OMAP4_ENABLE_MASK (1 << 8) #define OMAP4_SRCSELECT_SHIFT 1 #define OMAP4_SRCSELECT_MASK (0x3 << 1) /* RSTTIME */ #define OMAP4_RSTTIME_SHIFT 0 #define OMAP4_RSTTIME_MASK (0xf << 0) /* MODEMRSTCTRL */ #define OMAP4_WARMRST_SHIFT 1 #define OMAP4_WARMRST_MASK (1 << 1) #define OMAP4_COLDRST_SHIFT 0 #define OMAP4_COLDRST_MASK (1 << 0) /* EXTPWRONRSTCTRL */ #define OMAP4_PWRONRST_SHIFT 1 #define OMAP4_PWRONRST_MASK (1 << 1) #define OMAP4_ENABLE_EXTPWRONRSTCTRL_SHIFT 0 #define OMAP4_ENABLE_EXTPWRONRSTCTRL_MASK (1 << 0) /* EXTWARMRSTST */ #define OMAP4_EXTWARMRSTST_SHIFT 0 #define OMAP4_EXTWARMRSTST_MASK (1 << 0) /* APEWARMRSTST */ #define OMAP4_APEWARMRSTST_SHIFT 1 #define OMAP4_APEWARMRSTST_MASK (1 << 1) /* MODEMWARMRSTST */ #define OMAP4_MODEMWARMRSTST_SHIFT 2 #define OMAP4_MODEMWARMRSTST_MASK (1 << 2) /* D2DWARMRSTST */ #define OMAP4_D2DWARMRSTST_SHIFT 3 #define OMAP4_D2DWARMRSTST_MASK (1 << 3) #endif |