Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 | /* * B53 register access through memory mapped registers * * Copyright (C) 2012-2013 Jonas Gorski <jogo@openwrt.org> * * Permission to use, copy, modify, and/or distribute this software for any * purpose with or without fee is hereby granted, provided that the above * copyright notice and this permission notice appear in all copies. * * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. */ #include <linux/bits.h> #include <linux/kernel.h> #include <linux/module.h> #include <linux/io.h> #include <linux/platform_device.h> #include <linux/platform_data/b53.h> #include "b53_priv.h" struct b53_mmap_priv { void __iomem *regs; }; static int b53_mmap_read8(struct b53_device *dev, u8 page, u8 reg, u8 *val) { struct b53_mmap_priv *priv = dev->priv; void __iomem *regs = priv->regs; *val = readb(regs + (page << 8) + reg); return 0; } static int b53_mmap_read16(struct b53_device *dev, u8 page, u8 reg, u16 *val) { struct b53_mmap_priv *priv = dev->priv; void __iomem *regs = priv->regs; if (WARN_ON(reg % 2)) return -EINVAL; if (dev->pdata && dev->pdata->big_endian) *val = ioread16be(regs + (page << 8) + reg); else *val = readw(regs + (page << 8) + reg); return 0; } static int b53_mmap_read32(struct b53_device *dev, u8 page, u8 reg, u32 *val) { struct b53_mmap_priv *priv = dev->priv; void __iomem *regs = priv->regs; if (WARN_ON(reg % 4)) return -EINVAL; if (dev->pdata && dev->pdata->big_endian) *val = ioread32be(regs + (page << 8) + reg); else *val = readl(regs + (page << 8) + reg); return 0; } static int b53_mmap_read48(struct b53_device *dev, u8 page, u8 reg, u64 *val) { struct b53_mmap_priv *priv = dev->priv; void __iomem *regs = priv->regs; if (WARN_ON(reg % 2)) return -EINVAL; if (reg % 4) { u16 lo; u32 hi; if (dev->pdata && dev->pdata->big_endian) { lo = ioread16be(regs + (page << 8) + reg); hi = ioread32be(regs + (page << 8) + reg + 2); } else { lo = readw(regs + (page << 8) + reg); hi = readl(regs + (page << 8) + reg + 2); } *val = ((u64)hi << 16) | lo; } else { u32 lo; u16 hi; if (dev->pdata && dev->pdata->big_endian) { lo = ioread32be(regs + (page << 8) + reg); hi = ioread16be(regs + (page << 8) + reg + 4); } else { lo = readl(regs + (page << 8) + reg); hi = readw(regs + (page << 8) + reg + 4); } *val = ((u64)hi << 32) | lo; } return 0; } static int b53_mmap_read64(struct b53_device *dev, u8 page, u8 reg, u64 *val) { struct b53_mmap_priv *priv = dev->priv; void __iomem *regs = priv->regs; u32 hi, lo; if (WARN_ON(reg % 4)) return -EINVAL; if (dev->pdata && dev->pdata->big_endian) { lo = ioread32be(regs + (page << 8) + reg); hi = ioread32be(regs + (page << 8) + reg + 4); } else { lo = readl(regs + (page << 8) + reg); hi = readl(regs + (page << 8) + reg + 4); } *val = ((u64)hi << 32) | lo; return 0; } static int b53_mmap_write8(struct b53_device *dev, u8 page, u8 reg, u8 value) { struct b53_mmap_priv *priv = dev->priv; void __iomem *regs = priv->regs; writeb(value, regs + (page << 8) + reg); return 0; } static int b53_mmap_write16(struct b53_device *dev, u8 page, u8 reg, u16 value) { struct b53_mmap_priv *priv = dev->priv; void __iomem *regs = priv->regs; if (WARN_ON(reg % 2)) return -EINVAL; if (dev->pdata && dev->pdata->big_endian) iowrite16be(value, regs + (page << 8) + reg); else writew(value, regs + (page << 8) + reg); return 0; } static int b53_mmap_write32(struct b53_device *dev, u8 page, u8 reg, u32 value) { struct b53_mmap_priv *priv = dev->priv; void __iomem *regs = priv->regs; if (WARN_ON(reg % 4)) return -EINVAL; if (dev->pdata && dev->pdata->big_endian) iowrite32be(value, regs + (page << 8) + reg); else writel(value, regs + (page << 8) + reg); return 0; } static int b53_mmap_write48(struct b53_device *dev, u8 page, u8 reg, u64 value) { if (WARN_ON(reg % 2)) return -EINVAL; if (reg % 4) { u32 hi = (u32)(value >> 16); u16 lo = (u16)value; b53_mmap_write16(dev, page, reg, lo); b53_mmap_write32(dev, page, reg + 2, hi); } else { u16 hi = (u16)(value >> 32); u32 lo = (u32)value; b53_mmap_write32(dev, page, reg, lo); b53_mmap_write16(dev, page, reg + 4, hi); } return 0; } static int b53_mmap_write64(struct b53_device *dev, u8 page, u8 reg, u64 value) { u32 hi, lo; hi = upper_32_bits(value); lo = lower_32_bits(value); if (WARN_ON(reg % 4)) return -EINVAL; b53_mmap_write32(dev, page, reg, lo); b53_mmap_write32(dev, page, reg + 4, hi); return 0; } static int b53_mmap_phy_read16(struct b53_device *dev, int addr, int reg, u16 *value) { return -EIO; } static int b53_mmap_phy_write16(struct b53_device *dev, int addr, int reg, u16 value) { return -EIO; } static const struct b53_io_ops b53_mmap_ops = { .read8 = b53_mmap_read8, .read16 = b53_mmap_read16, .read32 = b53_mmap_read32, .read48 = b53_mmap_read48, .read64 = b53_mmap_read64, .write8 = b53_mmap_write8, .write16 = b53_mmap_write16, .write32 = b53_mmap_write32, .write48 = b53_mmap_write48, .write64 = b53_mmap_write64, .phy_read16 = b53_mmap_phy_read16, .phy_write16 = b53_mmap_phy_write16, }; static int b53_mmap_probe_of(struct platform_device *pdev, struct b53_platform_data **ppdata) { struct device_node *np = pdev->dev.of_node; struct device_node *of_ports, *of_port; struct device *dev = &pdev->dev; struct b53_platform_data *pdata; void __iomem *mem; mem = devm_platform_ioremap_resource(pdev, 0); if (IS_ERR(mem)) return PTR_ERR(mem); pdata = devm_kzalloc(dev, sizeof(struct b53_platform_data), GFP_KERNEL); if (!pdata) return -ENOMEM; pdata->regs = mem; pdata->chip_id = BCM63XX_DEVICE_ID; pdata->big_endian = of_property_read_bool(np, "big-endian"); of_ports = of_get_child_by_name(np, "ports"); if (!of_ports) { dev_err(dev, "no ports child node found\n"); return -EINVAL; } for_each_available_child_of_node(of_ports, of_port) { u32 reg; if (of_property_read_u32(of_port, "reg", ®)) continue; if (reg < B53_N_PORTS) pdata->enabled_ports |= BIT(reg); } of_node_put(of_ports); *ppdata = pdata; return 0; } static int b53_mmap_probe(struct platform_device *pdev) { struct device_node *np = pdev->dev.of_node; struct b53_platform_data *pdata = pdev->dev.platform_data; struct b53_mmap_priv *priv; struct b53_device *dev; int ret; if (!pdata && np) { ret = b53_mmap_probe_of(pdev, &pdata); if (ret) { dev_err(&pdev->dev, "OF probe error\n"); return ret; } } if (!pdata) return -EINVAL; priv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL); if (!priv) return -ENOMEM; priv->regs = pdata->regs; dev = b53_switch_alloc(&pdev->dev, &b53_mmap_ops, priv); if (!dev) return -ENOMEM; dev->pdata = pdata; platform_set_drvdata(pdev, dev); return b53_switch_register(dev); } static int b53_mmap_remove(struct platform_device *pdev) { struct b53_device *dev = platform_get_drvdata(pdev); if (dev) b53_switch_remove(dev); platform_set_drvdata(pdev, NULL); return 0; } static void b53_mmap_shutdown(struct platform_device *pdev) { struct b53_device *dev = platform_get_drvdata(pdev); if (dev) b53_switch_shutdown(dev); platform_set_drvdata(pdev, NULL); } static const struct of_device_id b53_mmap_of_table[] = { { .compatible = "brcm,bcm3384-switch" }, { .compatible = "brcm,bcm6328-switch" }, { .compatible = "brcm,bcm6368-switch" }, { .compatible = "brcm,bcm63xx-switch" }, { /* sentinel */ }, }; MODULE_DEVICE_TABLE(of, b53_mmap_of_table); static struct platform_driver b53_mmap_driver = { .probe = b53_mmap_probe, .remove = b53_mmap_remove, .shutdown = b53_mmap_shutdown, .driver = { .name = "b53-switch", .of_match_table = b53_mmap_of_table, }, }; module_platform_driver(b53_mmap_driver); MODULE_AUTHOR("Jonas Gorski <jogo@openwrt.org>"); MODULE_DESCRIPTION("B53 MMAP access driver"); MODULE_LICENSE("Dual BSD/GPL"); |