Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 | // SPDX-License-Identifier: GPL-2.0-or-later /* * Support for Ingenic SoCs * * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de> * Copyright (C) 2011, Maarten ter Huurne <maarten@treewalker.org> * Copyright (C) 2020 Paul Cercueil <paul@crapouillou.net> */ #include <linux/clk.h> #include <linux/of.h> #include <linux/of_address.h> #include <linux/of_fdt.h> #include <linux/pm.h> #include <linux/sizes.h> #include <linux/suspend.h> #include <linux/types.h> #include <asm/bootinfo.h> #include <asm/machine.h> #include <asm/reboot.h> static __init char *ingenic_get_system_type(unsigned long machtype) { switch (machtype) { case MACH_INGENIC_X2100: return "X2100"; case MACH_INGENIC_X2000H: return "X2000H"; case MACH_INGENIC_X2000E: return "X2000E"; case MACH_INGENIC_X2000: return "X2000"; case MACH_INGENIC_X1830: return "X1830"; case MACH_INGENIC_X1000E: return "X1000E"; case MACH_INGENIC_X1000: return "X1000"; case MACH_INGENIC_JZ4780: return "JZ4780"; case MACH_INGENIC_JZ4775: return "JZ4775"; case MACH_INGENIC_JZ4770: return "JZ4770"; case MACH_INGENIC_JZ4760B: return "JZ4760B"; case MACH_INGENIC_JZ4760: return "JZ4760"; case MACH_INGENIC_JZ4755: return "JZ4755"; case MACH_INGENIC_JZ4750: return "JZ4750"; case MACH_INGENIC_JZ4725B: return "JZ4725B"; case MACH_INGENIC_JZ4730: return "JZ4730"; default: return "JZ4740"; } } static __init const void *ingenic_fixup_fdt(const void *fdt, const void *match_data) { /* * Old devicetree files for the qi,lb60 board did not have a /memory * node. Hardcode the memory info here. */ if (!fdt_node_check_compatible(fdt, 0, "qi,lb60") && fdt_path_offset(fdt, "/memory") < 0) early_init_dt_add_memory_arch(0, SZ_32M); mips_machtype = (unsigned long)match_data; system_type = ingenic_get_system_type(mips_machtype); return fdt; } static const struct of_device_id ingenic_of_match[] __initconst = { { .compatible = "ingenic,jz4730", .data = (void *)MACH_INGENIC_JZ4730 }, { .compatible = "ingenic,jz4740", .data = (void *)MACH_INGENIC_JZ4740 }, { .compatible = "ingenic,jz4725b", .data = (void *)MACH_INGENIC_JZ4725B }, { .compatible = "ingenic,jz4750", .data = (void *)MACH_INGENIC_JZ4750 }, { .compatible = "ingenic,jz4755", .data = (void *)MACH_INGENIC_JZ4755 }, { .compatible = "ingenic,jz4760", .data = (void *)MACH_INGENIC_JZ4760 }, { .compatible = "ingenic,jz4760b", .data = (void *)MACH_INGENIC_JZ4760B }, { .compatible = "ingenic,jz4770", .data = (void *)MACH_INGENIC_JZ4770 }, { .compatible = "ingenic,jz4775", .data = (void *)MACH_INGENIC_JZ4775 }, { .compatible = "ingenic,jz4780", .data = (void *)MACH_INGENIC_JZ4780 }, { .compatible = "ingenic,x1000", .data = (void *)MACH_INGENIC_X1000 }, { .compatible = "ingenic,x1000e", .data = (void *)MACH_INGENIC_X1000E }, { .compatible = "ingenic,x1830", .data = (void *)MACH_INGENIC_X1830 }, { .compatible = "ingenic,x2000", .data = (void *)MACH_INGENIC_X2000 }, { .compatible = "ingenic,x2000e", .data = (void *)MACH_INGENIC_X2000E }, { .compatible = "ingenic,x2000h", .data = (void *)MACH_INGENIC_X2000H }, { .compatible = "ingenic,x2100", .data = (void *)MACH_INGENIC_X2100 }, {} }; MIPS_MACHINE(ingenic) = { .matches = ingenic_of_match, .fixup_fdt = ingenic_fixup_fdt, }; static void ingenic_wait_instr(void) { __asm__(".set push;\n" ".set mips3;\n" "wait;\n" ".set pop;\n" ); } static void ingenic_halt(void) { for (;;) ingenic_wait_instr(); } static int __maybe_unused ingenic_pm_enter(suspend_state_t state) { ingenic_wait_instr(); return 0; } static const struct platform_suspend_ops ingenic_pm_ops __maybe_unused = { .valid = suspend_valid_only_mem, .enter = ingenic_pm_enter, }; static int __init ingenic_pm_init(void) { struct device_node *cpu_node; struct clk *cpu0_clk; int ret; if (boot_cpu_type() == CPU_XBURST) { if (IS_ENABLED(CONFIG_PM_SLEEP)) suspend_set_ops(&ingenic_pm_ops); _machine_halt = ingenic_halt; /* * Unconditionally enable the clock for the first CPU. * This makes sure that the PLL that feeds the CPU won't be * stopped while the kernel is running. */ cpu_node = of_get_cpu_node(0, NULL); if (!cpu_node) { pr_err("Unable to get CPU node\n"); } else { cpu0_clk = of_clk_get(cpu_node, 0); if (IS_ERR(cpu0_clk)) { pr_err("Unable to get CPU0 clock\n"); return PTR_ERR(cpu0_clk); } ret = clk_prepare_enable(cpu0_clk); if (ret) { pr_err("Unable to enable CPU0 clock\n"); return ret; } } } return 0; } late_initcall(ingenic_pm_init); |