Linux Audio

Check our new training course

Embedded Linux Audio

Check our new training course
with Creative Commons CC-BY-SA
lecture materials

Bootlin logo

Elixir Cross Referencer

Open Menu / drivers / misc / habanalabs / include / goya / asic_reg / tpc0_nrtr_regs.h
Loading...
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2018 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_TPC0_NRTR_REGS_H_
#define ASIC_REG_TPC0_NRTR_REGS_H_

/*
 *****************************************
 *   TPC0_NRTR (Prototype: IF_NRTR)
 *****************************************
 */

#define mmTPC0_NRTR_HBW_MAX_CRED                                     0xE00100

#define mmTPC0_NRTR_LBW_MAX_CRED                                     0xE00120

#define mmTPC0_NRTR_DBG_E_ARB                                        0xE00300

#define mmTPC0_NRTR_DBG_W_ARB                                        0xE00304

#define mmTPC0_NRTR_DBG_N_ARB                                        0xE00308

#define mmTPC0_NRTR_DBG_S_ARB                                        0xE0030C

#define mmTPC0_NRTR_DBG_L_ARB                                        0xE00310

#define mmTPC0_NRTR_DBG_E_ARB_MAX                                    0xE00320

#define mmTPC0_NRTR_DBG_W_ARB_MAX                                    0xE00324

#define mmTPC0_NRTR_DBG_N_ARB_MAX                                    0xE00328

#define mmTPC0_NRTR_DBG_S_ARB_MAX                                    0xE0032C

#define mmTPC0_NRTR_DBG_L_ARB_MAX                                    0xE00330

#define mmTPC0_NRTR_SPLIT_COEF_0                                     0xE00400

#define mmTPC0_NRTR_SPLIT_COEF_1                                     0xE00404

#define mmTPC0_NRTR_SPLIT_COEF_2                                     0xE00408

#define mmTPC0_NRTR_SPLIT_COEF_3                                     0xE0040C

#define mmTPC0_NRTR_SPLIT_COEF_4                                     0xE00410

#define mmTPC0_NRTR_SPLIT_COEF_5                                     0xE00414

#define mmTPC0_NRTR_SPLIT_COEF_6                                     0xE00418

#define mmTPC0_NRTR_SPLIT_COEF_7                                     0xE0041C

#define mmTPC0_NRTR_SPLIT_COEF_8                                     0xE00420

#define mmTPC0_NRTR_SPLIT_COEF_9                                     0xE00424

#define mmTPC0_NRTR_SPLIT_CFG                                        0xE00440

#define mmTPC0_NRTR_SPLIT_RD_SAT                                     0xE00444

#define mmTPC0_NRTR_SPLIT_RD_RST_TOKEN                               0xE00448

#define mmTPC0_NRTR_SPLIT_RD_TIMEOUT_0                               0xE0044C

#define mmTPC0_NRTR_SPLIT_RD_TIMEOUT_1                               0xE00450

#define mmTPC0_NRTR_SPLIT_WR_SAT                                     0xE00454

#define mmTPC0_NRTR_WPLIT_WR_TST_TOLEN                               0xE00458

#define mmTPC0_NRTR_SPLIT_WR_TIMEOUT_0                               0xE0045C

#define mmTPC0_NRTR_SPLIT_WR_TIMEOUT_1                               0xE00460

#define mmTPC0_NRTR_HBW_RANGE_HIT                                    0xE00470

#define mmTPC0_NRTR_HBW_RANGE_MASK_L_0                               0xE00480

#define mmTPC0_NRTR_HBW_RANGE_MASK_L_1                               0xE00484

#define mmTPC0_NRTR_HBW_RANGE_MASK_L_2                               0xE00488

#define mmTPC0_NRTR_HBW_RANGE_MASK_L_3                               0xE0048C

#define mmTPC0_NRTR_HBW_RANGE_MASK_L_4                               0xE00490

#define mmTPC0_NRTR_HBW_RANGE_MASK_L_5                               0xE00494

#define mmTPC0_NRTR_HBW_RANGE_MASK_L_6                               0xE00498

#define mmTPC0_NRTR_HBW_RANGE_MASK_L_7                               0xE0049C

#define mmTPC0_NRTR_HBW_RANGE_MASK_H_0                               0xE004A0

#define mmTPC0_NRTR_HBW_RANGE_MASK_H_1                               0xE004A4

#define mmTPC0_NRTR_HBW_RANGE_MASK_H_2                               0xE004A8

#define mmTPC0_NRTR_HBW_RANGE_MASK_H_3                               0xE004AC

#define mmTPC0_NRTR_HBW_RANGE_MASK_H_4                               0xE004B0

#define mmTPC0_NRTR_HBW_RANGE_MASK_H_5                               0xE004B4

#define mmTPC0_NRTR_HBW_RANGE_MASK_H_6                               0xE004B8

#define mmTPC0_NRTR_HBW_RANGE_MASK_H_7                               0xE004BC

#define mmTPC0_NRTR_HBW_RANGE_BASE_L_0                               0xE004C0

#define mmTPC0_NRTR_HBW_RANGE_BASE_L_1                               0xE004C4

#define mmTPC0_NRTR_HBW_RANGE_BASE_L_2                               0xE004C8

#define mmTPC0_NRTR_HBW_RANGE_BASE_L_3                               0xE004CC

#define mmTPC0_NRTR_HBW_RANGE_BASE_L_4                               0xE004D0

#define mmTPC0_NRTR_HBW_RANGE_BASE_L_5                               0xE004D4

#define mmTPC0_NRTR_HBW_RANGE_BASE_L_6                               0xE004D8

#define mmTPC0_NRTR_HBW_RANGE_BASE_L_7                               0xE004DC

#define mmTPC0_NRTR_HBW_RANGE_BASE_H_0                               0xE004E0

#define mmTPC0_NRTR_HBW_RANGE_BASE_H_1                               0xE004E4

#define mmTPC0_NRTR_HBW_RANGE_BASE_H_2                               0xE004E8

#define mmTPC0_NRTR_HBW_RANGE_BASE_H_3                               0xE004EC

#define mmTPC0_NRTR_HBW_RANGE_BASE_H_4                               0xE004F0

#define mmTPC0_NRTR_HBW_RANGE_BASE_H_5                               0xE004F4

#define mmTPC0_NRTR_HBW_RANGE_BASE_H_6                               0xE004F8

#define mmTPC0_NRTR_HBW_RANGE_BASE_H_7                               0xE004FC

#define mmTPC0_NRTR_LBW_RANGE_HIT                                    0xE00500

#define mmTPC0_NRTR_LBW_RANGE_MASK_0                                 0xE00510

#define mmTPC0_NRTR_LBW_RANGE_MASK_1                                 0xE00514

#define mmTPC0_NRTR_LBW_RANGE_MASK_2                                 0xE00518

#define mmTPC0_NRTR_LBW_RANGE_MASK_3                                 0xE0051C

#define mmTPC0_NRTR_LBW_RANGE_MASK_4                                 0xE00520

#define mmTPC0_NRTR_LBW_RANGE_MASK_5                                 0xE00524

#define mmTPC0_NRTR_LBW_RANGE_MASK_6                                 0xE00528

#define mmTPC0_NRTR_LBW_RANGE_MASK_7                                 0xE0052C

#define mmTPC0_NRTR_LBW_RANGE_MASK_8                                 0xE00530

#define mmTPC0_NRTR_LBW_RANGE_MASK_9                                 0xE00534

#define mmTPC0_NRTR_LBW_RANGE_MASK_10                                0xE00538

#define mmTPC0_NRTR_LBW_RANGE_MASK_11                                0xE0053C

#define mmTPC0_NRTR_LBW_RANGE_MASK_12                                0xE00540

#define mmTPC0_NRTR_LBW_RANGE_MASK_13                                0xE00544

#define mmTPC0_NRTR_LBW_RANGE_MASK_14                                0xE00548

#define mmTPC0_NRTR_LBW_RANGE_MASK_15                                0xE0054C

#define mmTPC0_NRTR_LBW_RANGE_BASE_0                                 0xE00550

#define mmTPC0_NRTR_LBW_RANGE_BASE_1                                 0xE00554

#define mmTPC0_NRTR_LBW_RANGE_BASE_2                                 0xE00558

#define mmTPC0_NRTR_LBW_RANGE_BASE_3                                 0xE0055C

#define mmTPC0_NRTR_LBW_RANGE_BASE_4                                 0xE00560

#define mmTPC0_NRTR_LBW_RANGE_BASE_5                                 0xE00564

#define mmTPC0_NRTR_LBW_RANGE_BASE_6                                 0xE00568

#define mmTPC0_NRTR_LBW_RANGE_BASE_7                                 0xE0056C

#define mmTPC0_NRTR_LBW_RANGE_BASE_8                                 0xE00570

#define mmTPC0_NRTR_LBW_RANGE_BASE_9                                 0xE00574

#define mmTPC0_NRTR_LBW_RANGE_BASE_10                                0xE00578

#define mmTPC0_NRTR_LBW_RANGE_BASE_11                                0xE0057C

#define mmTPC0_NRTR_LBW_RANGE_BASE_12                                0xE00580

#define mmTPC0_NRTR_LBW_RANGE_BASE_13                                0xE00584

#define mmTPC0_NRTR_LBW_RANGE_BASE_14                                0xE00588

#define mmTPC0_NRTR_LBW_RANGE_BASE_15                                0xE0058C

#define mmTPC0_NRTR_RGLTR                                            0xE00590

#define mmTPC0_NRTR_RGLTR_WR_RESULT                                  0xE00594

#define mmTPC0_NRTR_RGLTR_RD_RESULT                                  0xE00598

#define mmTPC0_NRTR_SCRAMB_EN                                        0xE00600

#define mmTPC0_NRTR_NON_LIN_SCRAMB                                   0xE00604

#endif /* ASIC_REG_TPC0_NRTR_REGS_H_ */