Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 | // SPDX-License-Identifier: (GPL-2.0+ OR MIT) /* * Device Tree file for CRS328-4C-20S-4S+ board * * Copyright (C) 2016 Allied Telesis Labs * Copyright (C) 2020 Sartura Ltd. * * Based on armada-xp-db.dts * * Note: this Device Tree assumes that the bootloader has remapped the * internal registers to 0xf1000000 (instead of the default * 0xd0000000). The 0xf1000000 is the default used by the recent, * DT-capable, U-Boot bootloaders provided by Marvell. Some earlier * boards were delivered with an older version of the bootloader that * left internal registers mapped at 0xd0000000. If you are in this * situation, you should either update your bootloader (preferred * solution) or the below Device Tree should be adjusted. */ /dts-v1/; #include "armada-xp-98dx3236.dtsi" / { model = "CRS328-4C-20S-4S+"; compatible = "mikrotik,crs328-4c-20s-4s", "marvell,armadaxp-98dx3236", "marvell,armada-370-xp"; chosen { bootargs = "console=ttyS0,115200 earlyprintk"; }; memory { device_type = "memory"; reg = <0 0x00000000 0 0x20000000>; /* 512 MB */ }; }; &L2 { arm,parity-enable; marvell,ecc-enable; }; &devbus_bootcs { status = "okay"; /* Device Bus parameters are required */ /* Read parameters */ devbus,bus-width = <16>; devbus,turn-off-ps = <60000>; devbus,badr-skew-ps = <0>; devbus,acc-first-ps = <124000>; devbus,acc-next-ps = <248000>; devbus,rd-setup-ps = <0>; devbus,rd-hold-ps = <0>; /* Write parameters */ devbus,sync-enable = <0>; devbus,wr-high-ps = <60000>; devbus,wr-low-ps = <60000>; devbus,ale-wr-ps = <60000>; }; &uart0 { status = "okay"; }; &uart1 { status = "okay"; }; &i2c0 { clock-frequency = <100000>; status = "okay"; }; &usb0 { status = "okay"; }; &spi0 { status = "okay"; spi-flash@0 { #address-cells = <1>; #size-cells = <1>; compatible = "jedec,spi-nor"; reg = <0>; /* Chip select 0 */ spi-max-frequency = <108000000>; m25p,fast-read; partition@u-boot { reg = <0x00000000 0x001f0000>; label = "u-boot"; }; partition@u-boot-env { reg = <0x001f0000 0x00010000>; label = "u-boot-env"; }; partition@ubi1 { reg = <0x00200000 0x00e00000>; label = "ubi1"; }; }; }; |