Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 | /* SPDX-License-Identifier: GPL-2.0-only */ /* Copyright (c) 2016-2018, The Linux Foundation. All rights reserved. */ #ifndef _DPU_HW_INTERRUPTS_H #define _DPU_HW_INTERRUPTS_H #include <linux/types.h> #include "dpu_hwio.h" #include "dpu_hw_catalog.h" #include "dpu_hw_util.h" #include "dpu_hw_mdss.h" /** * dpu_intr_type - HW Interrupt Type * @DPU_IRQ_TYPE_WB_ROT_COMP: WB rotator done * @DPU_IRQ_TYPE_WB_WFD_COMP: WB WFD done * @DPU_IRQ_TYPE_PING_PONG_COMP: PingPong done * @DPU_IRQ_TYPE_PING_PONG_RD_PTR: PingPong read pointer * @DPU_IRQ_TYPE_PING_PONG_WR_PTR: PingPong write pointer * @DPU_IRQ_TYPE_PING_PONG_AUTO_REF: PingPong auto refresh * @DPU_IRQ_TYPE_PING_PONG_TEAR_CHECK: PingPong Tear check * @DPU_IRQ_TYPE_PING_PONG_TE_CHECK: PingPong TE detection * @DPU_IRQ_TYPE_INTF_UNDER_RUN: INTF underrun * @DPU_IRQ_TYPE_INTF_VSYNC: INTF VSYNC * @DPU_IRQ_TYPE_CWB_OVERFLOW: Concurrent WB overflow * @DPU_IRQ_TYPE_HIST_VIG_DONE: VIG Histogram done * @DPU_IRQ_TYPE_HIST_VIG_RSTSEQ: VIG Histogram reset * @DPU_IRQ_TYPE_HIST_DSPP_DONE: DSPP Histogram done * @DPU_IRQ_TYPE_HIST_DSPP_RSTSEQ: DSPP Histogram reset * @DPU_IRQ_TYPE_WD_TIMER: Watchdog timer * @DPU_IRQ_TYPE_SFI_VIDEO_IN: Video static frame INTR into static * @DPU_IRQ_TYPE_SFI_VIDEO_OUT: Video static frame INTR out-of static * @DPU_IRQ_TYPE_SFI_CMD_0_IN: DSI CMD0 static frame INTR into static * @DPU_IRQ_TYPE_SFI_CMD_0_OUT: DSI CMD0 static frame INTR out-of static * @DPU_IRQ_TYPE_SFI_CMD_1_IN: DSI CMD1 static frame INTR into static * @DPU_IRQ_TYPE_SFI_CMD_1_OUT: DSI CMD1 static frame INTR out-of static * @DPU_IRQ_TYPE_SFI_CMD_2_IN: DSI CMD2 static frame INTR into static * @DPU_IRQ_TYPE_SFI_CMD_2_OUT: DSI CMD2 static frame INTR out-of static * @DPU_IRQ_TYPE_PROG_LINE: Programmable Line interrupt * @DPU_IRQ_TYPE_AD4_BL_DONE: AD4 backlight * @DPU_IRQ_TYPE_CTL_START: Control start * @DPU_IRQ_TYPE_RESERVED: Reserved for expansion */ enum dpu_intr_type { DPU_IRQ_TYPE_WB_ROT_COMP, DPU_IRQ_TYPE_WB_WFD_COMP, DPU_IRQ_TYPE_PING_PONG_COMP, DPU_IRQ_TYPE_PING_PONG_RD_PTR, DPU_IRQ_TYPE_PING_PONG_WR_PTR, DPU_IRQ_TYPE_PING_PONG_AUTO_REF, DPU_IRQ_TYPE_PING_PONG_TEAR_CHECK, DPU_IRQ_TYPE_PING_PONG_TE_CHECK, DPU_IRQ_TYPE_INTF_UNDER_RUN, DPU_IRQ_TYPE_INTF_VSYNC, DPU_IRQ_TYPE_CWB_OVERFLOW, DPU_IRQ_TYPE_HIST_VIG_DONE, DPU_IRQ_TYPE_HIST_VIG_RSTSEQ, DPU_IRQ_TYPE_HIST_DSPP_DONE, DPU_IRQ_TYPE_HIST_DSPP_RSTSEQ, DPU_IRQ_TYPE_WD_TIMER, DPU_IRQ_TYPE_SFI_VIDEO_IN, DPU_IRQ_TYPE_SFI_VIDEO_OUT, DPU_IRQ_TYPE_SFI_CMD_0_IN, DPU_IRQ_TYPE_SFI_CMD_0_OUT, DPU_IRQ_TYPE_SFI_CMD_1_IN, DPU_IRQ_TYPE_SFI_CMD_1_OUT, DPU_IRQ_TYPE_SFI_CMD_2_IN, DPU_IRQ_TYPE_SFI_CMD_2_OUT, DPU_IRQ_TYPE_PROG_LINE, DPU_IRQ_TYPE_AD4_BL_DONE, DPU_IRQ_TYPE_CTL_START, DPU_IRQ_TYPE_RESERVED, }; struct dpu_hw_intr; /** * Interrupt operations. */ struct dpu_hw_intr_ops { /** * irq_idx_lookup - Lookup IRQ index on the HW interrupt type * Used for all irq related ops * @intr_type: Interrupt type defined in dpu_intr_type * @instance_idx: HW interrupt block instance * @return: irq_idx or -EINVAL for lookup fail */ int (*irq_idx_lookup)( enum dpu_intr_type intr_type, u32 instance_idx); /** * enable_irq - Enable IRQ based on lookup IRQ index * @intr: HW interrupt handle * @irq_idx: Lookup irq index return from irq_idx_lookup * @return: 0 for success, otherwise failure */ int (*enable_irq)( struct dpu_hw_intr *intr, int irq_idx); /** * disable_irq - Disable IRQ based on lookup IRQ index * @intr: HW interrupt handle * @irq_idx: Lookup irq index return from irq_idx_lookup * @return: 0 for success, otherwise failure */ int (*disable_irq)( struct dpu_hw_intr *intr, int irq_idx); /** * clear_all_irqs - Clears all the interrupts (i.e. acknowledges * any asserted IRQs). Useful during reset. * @intr: HW interrupt handle * @return: 0 for success, otherwise failure */ int (*clear_all_irqs)( struct dpu_hw_intr *intr); /** * disable_all_irqs - Disables all the interrupts. Useful during reset. * @intr: HW interrupt handle * @return: 0 for success, otherwise failure */ int (*disable_all_irqs)( struct dpu_hw_intr *intr); /** * dispatch_irqs - IRQ dispatcher will call the given callback * function when a matching interrupt status bit is * found in the irq mapping table. * @intr: HW interrupt handle * @cbfunc: Callback function pointer * @arg: Argument to pass back during callback */ void (*dispatch_irqs)( struct dpu_hw_intr *intr, void (*cbfunc)(void *arg, int irq_idx), void *arg); /** * get_interrupt_statuses - Gets and store value from all interrupt * status registers that are currently fired. * @intr: HW interrupt handle */ void (*get_interrupt_statuses)( struct dpu_hw_intr *intr); /** * clear_intr_status_nolock() - clears the HW interrupts without lock * @intr: HW interrupt handle * @irq_idx: Lookup irq index return from irq_idx_lookup */ void (*clear_intr_status_nolock)( struct dpu_hw_intr *intr, int irq_idx); /** * get_interrupt_status - Gets HW interrupt status, and clear if set, * based on given lookup IRQ index. * @intr: HW interrupt handle * @irq_idx: Lookup irq index return from irq_idx_lookup * @clear: True to clear irq after read */ u32 (*get_interrupt_status)( struct dpu_hw_intr *intr, int irq_idx, bool clear); }; /** * struct dpu_hw_intr: hw interrupts handling data structure * @hw: virtual address mapping * @ops: function pointer mapping for IRQ handling * @cache_irq_mask: array of IRQ enable masks reg storage created during init * @save_irq_status: array of IRQ status reg storage created during init * @irq_idx_tbl_size: total number of irq_idx mapped in the hw_interrupts * @irq_lock: spinlock for accessing IRQ resources */ struct dpu_hw_intr { struct dpu_hw_blk_reg_map hw; struct dpu_hw_intr_ops ops; u32 *cache_irq_mask; u32 *save_irq_status; u32 irq_idx_tbl_size; spinlock_t irq_lock; unsigned long irq_mask; }; /** * dpu_hw_intr_init(): Initializes the interrupts hw object * @addr: mapped register io address of MDP * @m : pointer to mdss catalog data */ struct dpu_hw_intr *dpu_hw_intr_init(void __iomem *addr, struct dpu_mdss_cfg *m); /** * dpu_hw_intr_destroy(): Cleanup interrutps hw object * @intr: pointer to interrupts hw object */ void dpu_hw_intr_destroy(struct dpu_hw_intr *intr); #endif |