Linux Audio
Check our new training course
Embedded Linux Audio
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329
#ifndef __SPI_CAVIUM_H #define __SPI_CAVIUM_H #define OCTEON_SPI_MAX_BYTES 9 #define OCTEON_SPI_MAX_CLOCK_HZ 16000000 struct octeon_spi_regs { int config; int status; int tx; int data; }; struct octeon_spi { void __iomem *register_base; u64 last_cfg; u64 cs_enax; int sys_freq; struct octeon_spi_regs regs; }; #define OCTEON_SPI_CFG(x) (x->regs.config) #define OCTEON_SPI_STS(x) (x->regs.status) #define OCTEON_SPI_TX(x) (x->regs.tx) #define OCTEON_SPI_DAT0(x) (x->regs.data) int octeon_spi_transfer_one_message(struct spi_master *master, struct spi_message *msg); /* MPI register descriptions */ #define CVMX_MPI_CFG (CVMX_ADD_IO_SEG(0x0001070000001000ull)) #define CVMX_MPI_DATX(offset) (CVMX_ADD_IO_SEG(0x0001070000001080ull) + ((offset) & 15) * 8) #define CVMX_MPI_STS (CVMX_ADD_IO_SEG(0x0001070000001008ull)) #define CVMX_MPI_TX (CVMX_ADD_IO_SEG(0x0001070000001010ull)) union cvmx_mpi_cfg { uint64_t u64; struct cvmx_mpi_cfg_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_29_63:35; uint64_t clkdiv:13; uint64_t csena3:1; uint64_t csena2:1; uint64_t csena1:1; uint64_t csena0:1; uint64_t cslate:1; uint64_t tritx:1; uint64_t idleclks:2; uint64_t cshi:1; uint64_t csena:1; uint64_t int_ena:1; uint64_t lsbfirst:1; uint64_t wireor:1; uint64_t clk_cont:1; uint64_t idlelo:1; uint64_t enable:1; #else uint64_t enable:1; uint64_t idlelo:1; uint64_t clk_cont:1; uint64_t wireor:1; uint64_t lsbfirst:1; uint64_t int_ena:1; uint64_t csena:1; uint64_t cshi:1; uint64_t idleclks:2; uint64_t tritx:1; uint64_t cslate:1; uint64_t csena0:1; uint64_t csena1:1; uint64_t csena2:1; uint64_t csena3:1; uint64_t clkdiv:13; uint64_t reserved_29_63:35; #endif } s; struct cvmx_mpi_cfg_cn30xx { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_29_63:35; uint64_t clkdiv:13; uint64_t reserved_12_15:4; uint64_t cslate:1; uint64_t tritx:1; uint64_t idleclks:2; uint64_t cshi:1; uint64_t csena:1; uint64_t int_ena:1; uint64_t lsbfirst:1; uint64_t wireor:1; uint64_t clk_cont:1; uint64_t idlelo:1; uint64_t enable:1; #else uint64_t enable:1; uint64_t idlelo:1; uint64_t clk_cont:1; uint64_t wireor:1; uint64_t lsbfirst:1; uint64_t int_ena:1; uint64_t csena:1; uint64_t cshi:1; uint64_t idleclks:2; uint64_t tritx:1; uint64_t cslate:1; uint64_t reserved_12_15:4; uint64_t clkdiv:13; uint64_t reserved_29_63:35; #endif } cn30xx; struct cvmx_mpi_cfg_cn31xx { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_29_63:35; uint64_t clkdiv:13; uint64_t reserved_11_15:5; uint64_t tritx:1; uint64_t idleclks:2; uint64_t cshi:1; uint64_t csena:1; uint64_t int_ena:1; uint64_t lsbfirst:1; uint64_t wireor:1; uint64_t clk_cont:1; uint64_t idlelo:1; uint64_t enable:1; #else uint64_t enable:1; uint64_t idlelo:1; uint64_t clk_cont:1; uint64_t wireor:1; uint64_t lsbfirst:1; uint64_t int_ena:1; uint64_t csena:1; uint64_t cshi:1; uint64_t idleclks:2; uint64_t tritx:1; uint64_t reserved_11_15:5; uint64_t clkdiv:13; uint64_t reserved_29_63:35; #endif } cn31xx; struct cvmx_mpi_cfg_cn30xx cn50xx; struct cvmx_mpi_cfg_cn61xx { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_29_63:35; uint64_t clkdiv:13; uint64_t reserved_14_15:2; uint64_t csena1:1; uint64_t csena0:1; uint64_t cslate:1; uint64_t tritx:1; uint64_t idleclks:2; uint64_t cshi:1; uint64_t reserved_6_6:1; uint64_t int_ena:1; uint64_t lsbfirst:1; uint64_t wireor:1; uint64_t clk_cont:1; uint64_t idlelo:1; uint64_t enable:1; #else uint64_t enable:1; uint64_t idlelo:1; uint64_t clk_cont:1; uint64_t wireor:1; uint64_t lsbfirst:1; uint64_t int_ena:1; uint64_t reserved_6_6:1; uint64_t cshi:1; uint64_t idleclks:2; uint64_t tritx:1; uint64_t cslate:1; uint64_t csena0:1; uint64_t csena1:1; uint64_t reserved_14_15:2; uint64_t clkdiv:13; uint64_t reserved_29_63:35; #endif } cn61xx; struct cvmx_mpi_cfg_cn66xx { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_29_63:35; uint64_t clkdiv:13; uint64_t csena3:1; uint64_t csena2:1; uint64_t reserved_12_13:2; uint64_t cslate:1; uint64_t tritx:1; uint64_t idleclks:2; uint64_t cshi:1; uint64_t reserved_6_6:1; uint64_t int_ena:1; uint64_t lsbfirst:1; uint64_t wireor:1; uint64_t clk_cont:1; uint64_t idlelo:1; uint64_t enable:1; #else uint64_t enable:1; uint64_t idlelo:1; uint64_t clk_cont:1; uint64_t wireor:1; uint64_t lsbfirst:1; uint64_t int_ena:1; uint64_t reserved_6_6:1; uint64_t cshi:1; uint64_t idleclks:2; uint64_t tritx:1; uint64_t cslate:1; uint64_t reserved_12_13:2; uint64_t csena2:1; uint64_t csena3:1; uint64_t clkdiv:13; uint64_t reserved_29_63:35; #endif } cn66xx; struct cvmx_mpi_cfg_cn61xx cnf71xx; }; union cvmx_mpi_datx { uint64_t u64; struct cvmx_mpi_datx_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_8_63:56; uint64_t data:8; #else uint64_t data:8; uint64_t reserved_8_63:56; #endif } s; struct cvmx_mpi_datx_s cn30xx; struct cvmx_mpi_datx_s cn31xx; struct cvmx_mpi_datx_s cn50xx; struct cvmx_mpi_datx_s cn61xx; struct cvmx_mpi_datx_s cn66xx; struct cvmx_mpi_datx_s cnf71xx; }; union cvmx_mpi_sts { uint64_t u64; struct cvmx_mpi_sts_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_13_63:51; uint64_t rxnum:5; uint64_t reserved_1_7:7; uint64_t busy:1; #else uint64_t busy:1; uint64_t reserved_1_7:7; uint64_t rxnum:5; uint64_t reserved_13_63:51; #endif } s; struct cvmx_mpi_sts_s cn30xx; struct cvmx_mpi_sts_s cn31xx; struct cvmx_mpi_sts_s cn50xx; struct cvmx_mpi_sts_s cn61xx; struct cvmx_mpi_sts_s cn66xx; struct cvmx_mpi_sts_s cnf71xx; }; union cvmx_mpi_tx { uint64_t u64; struct cvmx_mpi_tx_s { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_22_63:42; uint64_t csid:2; uint64_t reserved_17_19:3; uint64_t leavecs:1; uint64_t reserved_13_15:3; uint64_t txnum:5; uint64_t reserved_5_7:3; uint64_t totnum:5; #else uint64_t totnum:5; uint64_t reserved_5_7:3; uint64_t txnum:5; uint64_t reserved_13_15:3; uint64_t leavecs:1; uint64_t reserved_17_19:3; uint64_t csid:2; uint64_t reserved_22_63:42; #endif } s; struct cvmx_mpi_tx_cn30xx { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_17_63:47; uint64_t leavecs:1; uint64_t reserved_13_15:3; uint64_t txnum:5; uint64_t reserved_5_7:3; uint64_t totnum:5; #else uint64_t totnum:5; uint64_t reserved_5_7:3; uint64_t txnum:5; uint64_t reserved_13_15:3; uint64_t leavecs:1; uint64_t reserved_17_63:47; #endif } cn30xx; struct cvmx_mpi_tx_cn30xx cn31xx; struct cvmx_mpi_tx_cn30xx cn50xx; struct cvmx_mpi_tx_cn61xx { #ifdef __BIG_ENDIAN_BITFIELD uint64_t reserved_21_63:43; uint64_t csid:1; uint64_t reserved_17_19:3; uint64_t leavecs:1; uint64_t reserved_13_15:3; uint64_t txnum:5; uint64_t reserved_5_7:3; uint64_t totnum:5; #else uint64_t totnum:5; uint64_t reserved_5_7:3; uint64_t txnum:5; uint64_t reserved_13_15:3; uint64_t leavecs:1; uint64_t reserved_17_19:3; uint64_t csid:1; uint64_t reserved_21_63:43; #endif } cn61xx; struct cvmx_mpi_tx_s cn66xx; struct cvmx_mpi_tx_cn61xx cnf71xx; }; #endif /* __SPI_CAVIUM_H */
