Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 | Actions Semi S900 Pin Controller This binding describes the pin controller found in the S900 SoC. Required Properties: - compatible: Should be "actions,s900-pinctrl" - reg: Should contain the register base address and size of the pin controller. - clocks: phandle of the clock feeding the pin controller Please refer to pinctrl-bindings.txt in this directory for details of the common pinctrl bindings used by client devices, including the meaning of the phrase "pin configuration node". The pin configuration nodes act as a container for an arbitrary number of subnodes. Each of these subnodes represents some desired configuration for a pin, a group, or a list of pins or groups. This configuration can include the mux function to select on those group(s), and various pin configuration parameters, such as pull-up, drive strength, etc. PIN CONFIGURATION NODES: The name of each subnode is not important; all subnodes should be enumerated and processed purely based on their content. Each subnode only affects those parameters that are explicitly listed. In other words, a subnode that lists a mux function but no pin configuration parameters implies no information about any pin configuration parameters. Similarly, a pin subnode that describes a pullup parameter implies no information about e.g. the mux function. Pinmux functions are available only for the pin groups while pinconf parameters are available for both pin groups and individual pins. The following generic properties as defined in pinctrl-bindings.txt are valid to specify in a pin configuration subnode: Required Properties: - pins: An array of strings, each string containing the name of a pin. These pins are used for selecting the pull control and schmitt trigger parameters. The following are the list of pins available: eth_txd0, eth_txd1, eth_txen, eth_rxer, eth_crs_dv, eth_rxd1, eth_rxd0, eth_ref_clk, eth_mdc, eth_mdio, sirq0, sirq1, sirq2, i2s_d0, i2s_bclk0, i2s_lrclk0, i2s_mclk0, i2s_d1, i2s_bclk1, i2s_lrclk1, i2s_mclk1, pcm1_in, pcm1_clk, pcm1_sync, pcm1_out, eram_a5, eram_a6, eram_a7, eram_a8, eram_a9, eram_a10, eram_a11, lvds_oep, lvds_oen, lvds_odp, lvds_odn, lvds_ocp, lvds_ocn, lvds_obp, lvds_obn, lvds_oap, lvds_oan, lvds_eep, lvds_een, lvds_edp, lvds_edn, lvds_ecp, lvds_ecn, lvds_ebp, lvds_ebn, lvds_eap, lvds_ean, sd0_d0, sd0_d1, sd0_d2, sd0_d3, sd1_d0, sd1_d1, sd1_d2, sd1_d3, sd0_cmd, sd0_clk, sd1_cmd, sd1_clk, spi0_sclk, spi0_ss, spi0_miso, spi0_mosi, uart0_rx, uart0_tx, uart2_rx, uart2_tx, uart2_rtsb, uart2_ctsb, uart3_rx, uart3_tx, uart3_rtsb, uart3_ctsb, uart4_rx, uart4_tx, i2c0_sclk, i2c0_sdata, i2c1_sclk, i2c1_sdata, i2c2_sclk, i2c2_sdata, csi0_dn0, csi0_dp0, csi0_dn1, csi0_dp1, csi0_cn, csi0_cp, csi0_dn2, csi0_dp2, csi0_dn3, csi0_dp3, dsi_dp3, dsi_dn3, dsi_dp1, dsi_dn1, dsi_cp, dsi_cn, dsi_dp0, dsi_dn0, dsi_dp2, dsi_dn2, sensor0_pclk, csi1_dn0,csi1_dp0,csi1_dn1, csi1_dp1, csi1_cn, csi1_cp, sensor0_ckout, nand0_d0, nand0_d1, nand0_d2, nand0_d3, nand0_d4, nand0_d5, nand0_d6, nand0_d7, nand0_dqs, nand0_dqsn, nand0_ale, nand0_cle, nand0_ceb0, nand0_ceb1, nand0_ceb2, nand0_ceb3, nand1_d0, nand1_d1, nand1_d2, nand1_d3, nand1_d4, nand1_d5, nand1_d6, nand1_d7, nand1_dqs, nand1_dqsn, nand1_ale, nand1_cle, nand1_ceb0, nand1_ceb1, nand1_ceb2, nand1_ceb3, sgpio0, sgpio1, sgpio2, sgpio3 - groups: An array of strings, each string containing the name of a pin group. These pin groups are used for selecting the pinmux functions. lvds_oxx_uart4_mfp, rmii_mdc_mfp, rmii_mdio_mfp, sirq0_mfp, sirq1_mfp, rmii_txd0_mfp, rmii_txd1_mfp, rmii_txen_mfp, rmii_rxer_mfp, rmii_crs_dv_mfp, rmii_rxd1_mfp, rmii_rxd0_mfp, rmii_ref_clk_mfp, i2s_d0_mfp, i2s_d1_mfp, i2s_lr_m_clk0_mfp, i2s_bclk0_mfp, i2s_bclk1_mclk1_mfp, pcm1_in_out_mfp, pcm1_clk_mfp, pcm1_sync_mfp, eram_a5_mfp, eram_a6_mfp, eram_a7_mfp, eram_a8_mfp, eram_a9_mfp, eram_a10_mfp, eram_a11_mfp, lvds_oep_odn_mfp, lvds_ocp_obn_mfp, lvds_oap_oan_mfp, lvds_e_mfp, spi0_sclk_mosi_mfp, spi0_ss_mfp, spi0_miso_mfp, uart2_rtsb_mfp, uart2_ctsb_mfp, uart3_rtsb_mfp, uart3_ctsb_mfp, sd0_d0_mfp, sd0_d1_mfp, sd0_d2_d3_mfp, sd1_d0_d3_mfp, sd0_cmd_mfp, sd0_clk_mfp, sd1_cmd_clk_mfp, uart0_rx_mfp, nand0_d0_ceb3_mfp, uart0_tx_mfp, i2c0_mfp, csi0_cn_cp_mfp, csi0_dn0_dp3_mfp, csi1_dn0_cp_mfp, dsi_dp3_dn1_mfp, dsi_cp_dn0_mfp, dsi_dp2_dn2_mfp, nand1_d0_ceb1_mfp, nand1_ceb3_mfp, nand1_ceb0_mfp, csi1_dn0_dp0_mfp, uart4_rx_tx_mfp These pin groups are used for selecting the drive strength parameters. sgpio3_drv, sgpio2_drv, sgpio1_drv, sgpio0_drv, rmii_tx_d0_d1_drv, rmii_txen_rxer_drv, rmii_crs_dv_drv, rmii_rx_d1_d0_drv, rmii_ref_clk_drv, rmii_mdc_mdio_drv, sirq_0_1_drv, sirq2_drv, i2s_d0_d1_drv, i2s_lr_m_clk0_drv, i2s_blk1_mclk1_drv, pcm1_in_out_drv, lvds_oap_oan_drv, lvds_oep_odn_drv, lvds_ocp_obn_drv, lvds_e_drv, sd0_d3_d0_drv, sd1_d3_d0_drv, sd0_sd1_cmd_clk_drv, spi0_sclk_mosi_drv, spi0_ss_miso_drv, uart0_rx_tx_drv, uart4_rx_tx_drv, uart2_drv, uart3_drv, i2c0_drv, i2c1_drv, i2c2_drv, sensor0_drv These pin groups are used for selecting the slew rate parameters. sgpio3_sr, sgpio2_sr, sgpio1_sr, sgpio0_sr, rmii_tx_d0_d1_sr, rmii_txen_rxer_sr, rmii_crs_dv_sr, rmii_rx_d1_d0_sr, rmii_ref_clk_sr, rmii_mdc_mdio_sr, sirq_0_1_sr, sirq2_sr, i2s_do_d1_sr, i2s_lr_m_clk0_sr, i2s_bclk0_mclk1_sr, pcm1_in_out_sr, sd1_d3_d0_sr, sd0_sd1_clk_cmd_sr, spi0_sclk_mosi_sr, spi0_ss_miso_sr, uart0_rx_tx_sr, uart4_rx_tx_sr, uart2_sr, uart3_sr, i2c0_sr, i2c1_sr, i2c2_sr, sensor0_sr - function: An array of strings, each string containing the name of the pinmux functions. These functions can only be selected by the corresponding pin groups. The following are the list of pinmux functions available: eram, eth_rmii, eth_smii, spi0, spi1, spi2, spi3, sens0, uart0, uart1, uart2, uart3, uart4, uart5, uart6, i2s0, i2s1, pcm0, pcm1, jtag, pwm0, pwm1, pwm2, pwm3, pwm4, pwm5, sd0, sd1, sd2, sd3, i2c0, i2c1, i2c2, i2c3, i2c4, i2c5, lvds, usb30, usb20, gpu, mipi_csi0, mipi_csi1, mipi_dsi, nand0, nand1, spdif, sirq0, sirq1, sirq2 Optional Properties: - bias-bus-hold: No arguments. The specified pins should retain the previous state value. - bias-high-impedance: No arguments. The specified pins should be configured as high impedance. - bias-pull-down: No arguments. The specified pins should be configured as pull down. - bias-pull-up: No arguments. The specified pins should be configured as pull up. - input-schmitt-enable: No arguments: Enable schmitt trigger for the specified pins - input-schmitt-disable: No arguments: Disable schmitt trigger for the specified pins - slew-rate: Integer. Sets slew rate for the specified pins. Valid values are: <0> - Slow <1> - Fast - drive-strength: Integer. Selects the drive strength for the specified pins in mA. Valid values are: <2> <4> <8> <12> Example: pinctrl: pinctrl@e01b0000 { compatible = "actions,s900-pinctrl"; reg = <0x0 0xe01b0000 0x0 0x1000>; clocks = <&cmu CLK_GPIO>; uart2-default: uart2-default { pinmux { groups = "lvds_oep_odn_mfp"; function = "uart2"; }; pinconf { groups = "lvds_oep_odn_drv"; drive-strength = <12>; }; }; }; |