Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 | /* * This file is part of the Chelsio T4 Ethernet driver for Linux. * * Copyright (c) 2010 Chelsio Communications, Inc. All rights reserved. * * This software is available to you under a choice of one of two * licenses. You may choose to be licensed under the terms of the GNU * General Public License (GPL) Version 2, available from the file * COPYING in the main directory of this source tree, or the * OpenIB.org BSD license below: * * Redistribution and use in source and binary forms, with or * without modification, are permitted provided that the following * conditions are met: * * - Redistributions of source code must retain the above * copyright notice, this list of conditions and the following * disclaimer. * * - Redistributions in binary form must reproduce the above * copyright notice, this list of conditions and the following * disclaimer in the documentation and/or other materials * provided with the distribution. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE * SOFTWARE. */ #ifndef __T4_REGS_H #define __T4_REGS_H #define MYPF_BASE 0x1b000 #define MYPF_REG(reg_addr) (MYPF_BASE + (reg_addr)) #define PF0_BASE 0x1e000 #define PF0_REG(reg_addr) (PF0_BASE + (reg_addr)) #define PF_STRIDE 0x400 #define PF_BASE(idx) (PF0_BASE + (idx) * PF_STRIDE) #define PF_REG(idx, reg) (PF_BASE(idx) + (reg)) #define MYPORT_BASE 0x1c000 #define MYPORT_REG(reg_addr) (MYPORT_BASE + (reg_addr)) #define PORT0_BASE 0x20000 #define PORT0_REG(reg_addr) (PORT0_BASE + (reg_addr)) #define PORT_STRIDE 0x2000 #define PORT_BASE(idx) (PORT0_BASE + (idx) * PORT_STRIDE) #define PORT_REG(idx, reg) (PORT_BASE(idx) + (reg)) #define EDC_STRIDE (EDC_1_BASE_ADDR - EDC_0_BASE_ADDR) #define EDC_REG(reg, idx) (reg + EDC_STRIDE * idx) #define PCIE_MEM_ACCESS_REG(reg_addr, idx) ((reg_addr) + (idx) * 8) #define PCIE_MAILBOX_REG(reg_addr, idx) ((reg_addr) + (idx) * 8) #define MC_BIST_STATUS_REG(reg_addr, idx) ((reg_addr) + (idx) * 4) #define EDC_BIST_STATUS_REG(reg_addr, idx) ((reg_addr) + (idx) * 4) #define SGE_PF_KDOORBELL 0x0 #define QID_MASK 0xffff8000U #define QID_SHIFT 15 #define QID(x) ((x) << QID_SHIFT) #define DBPRIO(x) ((x) << 14) #define DBTYPE(x) ((x) << 13) #define PIDX_MASK 0x00003fffU #define PIDX_SHIFT 0 #define PIDX(x) ((x) << PIDX_SHIFT) #define S_PIDX_T5 0 #define M_PIDX_T5 0x1fffU #define PIDX_T5(x) (((x) >> S_PIDX_T5) & M_PIDX_T5) #define SGE_PF_GTS 0x4 #define INGRESSQID_MASK 0xffff0000U #define INGRESSQID_SHIFT 16 #define INGRESSQID(x) ((x) << INGRESSQID_SHIFT) #define TIMERREG_MASK 0x0000e000U #define TIMERREG_SHIFT 13 #define TIMERREG(x) ((x) << TIMERREG_SHIFT) #define SEINTARM_MASK 0x00001000U #define SEINTARM_SHIFT 12 #define SEINTARM(x) ((x) << SEINTARM_SHIFT) #define CIDXINC_MASK 0x00000fffU #define CIDXINC_SHIFT 0 #define CIDXINC(x) ((x) << CIDXINC_SHIFT) #define X_RXPKTCPLMODE_SPLIT 1 #define X_INGPADBOUNDARY_SHIFT 5 #define SGE_CONTROL 0x1008 #define DCASYSTYPE 0x00080000U #define RXPKTCPLMODE_MASK 0x00040000U #define RXPKTCPLMODE_SHIFT 18 #define RXPKTCPLMODE(x) ((x) << RXPKTCPLMODE_SHIFT) #define EGRSTATUSPAGESIZE_MASK 0x00020000U #define EGRSTATUSPAGESIZE_SHIFT 17 #define EGRSTATUSPAGESIZE(x) ((x) << EGRSTATUSPAGESIZE_SHIFT) #define PKTSHIFT_MASK 0x00001c00U #define PKTSHIFT_SHIFT 10 #define PKTSHIFT(x) ((x) << PKTSHIFT_SHIFT) #define PKTSHIFT_GET(x) (((x) & PKTSHIFT_MASK) >> PKTSHIFT_SHIFT) #define INGPCIEBOUNDARY_MASK 0x00000380U #define INGPCIEBOUNDARY_SHIFT 7 #define INGPCIEBOUNDARY(x) ((x) << INGPCIEBOUNDARY_SHIFT) #define INGPADBOUNDARY_MASK 0x00000070U #define INGPADBOUNDARY_SHIFT 4 #define INGPADBOUNDARY(x) ((x) << INGPADBOUNDARY_SHIFT) #define INGPADBOUNDARY_GET(x) (((x) & INGPADBOUNDARY_MASK) \ >> INGPADBOUNDARY_SHIFT) #define EGRPCIEBOUNDARY_MASK 0x0000000eU #define EGRPCIEBOUNDARY_SHIFT 1 #define EGRPCIEBOUNDARY(x) ((x) << EGRPCIEBOUNDARY_SHIFT) #define GLOBALENABLE 0x00000001U #define SGE_HOST_PAGE_SIZE 0x100c #define HOSTPAGESIZEPF7_MASK 0x0000000fU #define HOSTPAGESIZEPF7_SHIFT 28 #define HOSTPAGESIZEPF7(x) ((x) << HOSTPAGESIZEPF7_SHIFT) #define HOSTPAGESIZEPF6_MASK 0x0000000fU #define HOSTPAGESIZEPF6_SHIFT 24 #define HOSTPAGESIZEPF6(x) ((x) << HOSTPAGESIZEPF6_SHIFT) #define HOSTPAGESIZEPF5_MASK 0x0000000fU #define HOSTPAGESIZEPF5_SHIFT 20 #define HOSTPAGESIZEPF5(x) ((x) << HOSTPAGESIZEPF5_SHIFT) #define HOSTPAGESIZEPF4_MASK 0x0000000fU #define HOSTPAGESIZEPF4_SHIFT 16 #define HOSTPAGESIZEPF4(x) ((x) << HOSTPAGESIZEPF4_SHIFT) #define HOSTPAGESIZEPF3_MASK 0x0000000fU #define HOSTPAGESIZEPF3_SHIFT 12 #define HOSTPAGESIZEPF3(x) ((x) << HOSTPAGESIZEPF3_SHIFT) #define HOSTPAGESIZEPF2_MASK 0x0000000fU #define HOSTPAGESIZEPF2_SHIFT 8 #define HOSTPAGESIZEPF2(x) ((x) << HOSTPAGESIZEPF2_SHIFT) #define HOSTPAGESIZEPF1_MASK 0x0000000fU #define HOSTPAGESIZEPF1_SHIFT 4 #define HOSTPAGESIZEPF1(x) ((x) << HOSTPAGESIZEPF1_SHIFT) #define HOSTPAGESIZEPF0_MASK 0x0000000fU #define HOSTPAGESIZEPF0_SHIFT 0 #define HOSTPAGESIZEPF0(x) ((x) << HOSTPAGESIZEPF0_SHIFT) #define SGE_EGRESS_QUEUES_PER_PAGE_PF 0x1010 #define QUEUESPERPAGEPF0_MASK 0x0000000fU #define QUEUESPERPAGEPF0_GET(x) ((x) & QUEUESPERPAGEPF0_MASK) #define QUEUESPERPAGEPF1 4 #define SGE_INT_CAUSE1 0x1024 #define SGE_INT_CAUSE2 0x1030 #define SGE_INT_CAUSE3 0x103c #define ERR_FLM_DBP 0x80000000U #define ERR_FLM_IDMA1 0x40000000U #define ERR_FLM_IDMA0 0x20000000U #define ERR_FLM_HINT 0x10000000U #define ERR_PCIE_ERROR3 0x08000000U #define ERR_PCIE_ERROR2 0x04000000U #define ERR_PCIE_ERROR1 0x02000000U #define ERR_PCIE_ERROR0 0x01000000U #define ERR_TIMER_ABOVE_MAX_QID 0x00800000U #define ERR_CPL_EXCEED_IQE_SIZE 0x00400000U #define ERR_INVALID_CIDX_INC 0x00200000U #define ERR_ITP_TIME_PAUSED 0x00100000U #define ERR_CPL_OPCODE_0 0x00080000U #define ERR_DROPPED_DB 0x00040000U #define ERR_DATA_CPL_ON_HIGH_QID1 0x00020000U #define ERR_DATA_CPL_ON_HIGH_QID0 0x00010000U #define ERR_BAD_DB_PIDX3 0x00008000U #define ERR_BAD_DB_PIDX2 0x00004000U #define ERR_BAD_DB_PIDX1 0x00002000U #define ERR_BAD_DB_PIDX0 0x00001000U #define ERR_ING_PCIE_CHAN 0x00000800U #define ERR_ING_CTXT_PRIO 0x00000400U #define ERR_EGR_CTXT_PRIO 0x00000200U #define DBFIFO_HP_INT 0x00000100U #define DBFIFO_LP_INT 0x00000080U #define REG_ADDRESS_ERR 0x00000040U #define INGRESS_SIZE_ERR 0x00000020U #define EGRESS_SIZE_ERR 0x00000010U #define ERR_INV_CTXT3 0x00000008U #define ERR_INV_CTXT2 0x00000004U #define ERR_INV_CTXT1 0x00000002U #define ERR_INV_CTXT0 0x00000001U #define SGE_INT_ENABLE3 0x1040 #define SGE_FL_BUFFER_SIZE0 0x1044 #define SGE_FL_BUFFER_SIZE1 0x1048 #define SGE_FL_BUFFER_SIZE2 0x104c #define SGE_FL_BUFFER_SIZE3 0x1050 #define SGE_FL_BUFFER_SIZE4 0x1054 #define SGE_FL_BUFFER_SIZE5 0x1058 #define SGE_FL_BUFFER_SIZE6 0x105c #define SGE_FL_BUFFER_SIZE7 0x1060 #define SGE_FL_BUFFER_SIZE8 0x1064 #define SGE_INGRESS_RX_THRESHOLD 0x10a0 #define THRESHOLD_0_MASK 0x3f000000U #define THRESHOLD_0_SHIFT 24 #define THRESHOLD_0(x) ((x) << THRESHOLD_0_SHIFT) #define THRESHOLD_0_GET(x) (((x) & THRESHOLD_0_MASK) >> THRESHOLD_0_SHIFT) #define THRESHOLD_1_MASK 0x003f0000U #define THRESHOLD_1_SHIFT 16 #define THRESHOLD_1(x) ((x) << THRESHOLD_1_SHIFT) #define THRESHOLD_1_GET(x) (((x) & THRESHOLD_1_MASK) >> THRESHOLD_1_SHIFT) #define THRESHOLD_2_MASK 0x00003f00U #define THRESHOLD_2_SHIFT 8 #define THRESHOLD_2(x) ((x) << THRESHOLD_2_SHIFT) #define THRESHOLD_2_GET(x) (((x) & THRESHOLD_2_MASK) >> THRESHOLD_2_SHIFT) #define THRESHOLD_3_MASK 0x0000003fU #define THRESHOLD_3_SHIFT 0 #define THRESHOLD_3(x) ((x) << THRESHOLD_3_SHIFT) #define THRESHOLD_3_GET(x) (((x) & THRESHOLD_3_MASK) >> THRESHOLD_3_SHIFT) #define SGE_CONM_CTRL 0x1094 #define EGRTHRESHOLD_MASK 0x00003f00U #define EGRTHRESHOLDshift 8 #define EGRTHRESHOLD(x) ((x) << EGRTHRESHOLDshift) #define EGRTHRESHOLD_GET(x) (((x) & EGRTHRESHOLD_MASK) >> EGRTHRESHOLDshift) #define EGRTHRESHOLDPACKING_MASK 0x3fU #define EGRTHRESHOLDPACKING_SHIFT 14 #define EGRTHRESHOLDPACKING(x) ((x) << EGRTHRESHOLDPACKING_SHIFT) #define EGRTHRESHOLDPACKING_GET(x) (((x) >> EGRTHRESHOLDPACKING_SHIFT) & \ EGRTHRESHOLDPACKING_MASK) #define SGE_DBFIFO_STATUS 0x10a4 #define HP_INT_THRESH_SHIFT 28 #define HP_INT_THRESH_MASK 0xfU #define HP_INT_THRESH(x) ((x) << HP_INT_THRESH_SHIFT) #define LP_INT_THRESH_SHIFT 12 #define LP_INT_THRESH_MASK 0xfU #define LP_INT_THRESH(x) ((x) << LP_INT_THRESH_SHIFT) #define SGE_DOORBELL_CONTROL 0x10a8 #define ENABLE_DROP (1 << 13) #define S_NOCOALESCE 26 #define V_NOCOALESCE(x) ((x) << S_NOCOALESCE) #define F_NOCOALESCE V_NOCOALESCE(1U) #define SGE_TIMER_VALUE_0_AND_1 0x10b8 #define TIMERVALUE0_MASK 0xffff0000U #define TIMERVALUE0_SHIFT 16 #define TIMERVALUE0(x) ((x) << TIMERVALUE0_SHIFT) #define TIMERVALUE0_GET(x) (((x) & TIMERVALUE0_MASK) >> TIMERVALUE0_SHIFT) #define TIMERVALUE1_MASK 0x0000ffffU #define TIMERVALUE1_SHIFT 0 #define TIMERVALUE1(x) ((x) << TIMERVALUE1_SHIFT) #define TIMERVALUE1_GET(x) (((x) & TIMERVALUE1_MASK) >> TIMERVALUE1_SHIFT) #define SGE_TIMER_VALUE_2_AND_3 0x10bc #define TIMERVALUE2_MASK 0xffff0000U #define TIMERVALUE2_SHIFT 16 #define TIMERVALUE2(x) ((x) << TIMERVALUE2_SHIFT) #define TIMERVALUE2_GET(x) (((x) & TIMERVALUE2_MASK) >> TIMERVALUE2_SHIFT) #define TIMERVALUE3_MASK 0x0000ffffU #define TIMERVALUE3_SHIFT 0 #define TIMERVALUE3(x) ((x) << TIMERVALUE3_SHIFT) #define TIMERVALUE3_GET(x) (((x) & TIMERVALUE3_MASK) >> TIMERVALUE3_SHIFT) #define SGE_TIMER_VALUE_4_AND_5 0x10c0 #define TIMERVALUE4_MASK 0xffff0000U #define TIMERVALUE4_SHIFT 16 #define TIMERVALUE4(x) ((x) << TIMERVALUE4_SHIFT) #define TIMERVALUE4_GET(x) (((x) & TIMERVALUE4_MASK) >> TIMERVALUE4_SHIFT) #define TIMERVALUE5_MASK 0x0000ffffU #define TIMERVALUE5_SHIFT 0 #define TIMERVALUE5(x) ((x) << TIMERVALUE5_SHIFT) #define TIMERVALUE5_GET(x) (((x) & TIMERVALUE5_MASK) >> TIMERVALUE5_SHIFT) #define SGE_DEBUG_INDEX 0x10cc #define SGE_DEBUG_DATA_HIGH 0x10d0 #define SGE_DEBUG_DATA_LOW 0x10d4 #define SGE_DEBUG_DATA_LOW_INDEX_2 0x12c8 #define SGE_DEBUG_DATA_LOW_INDEX_3 0x12cc #define SGE_DEBUG_DATA_HIGH_INDEX_10 0x12a8 #define SGE_INGRESS_QUEUES_PER_PAGE_PF 0x10f4 #define S_HP_INT_THRESH 28 #define M_HP_INT_THRESH 0xfU #define V_HP_INT_THRESH(x) ((x) << S_HP_INT_THRESH) #define S_LP_INT_THRESH_T5 18 #define V_LP_INT_THRESH_T5(x) ((x) << S_LP_INT_THRESH_T5) #define M_LP_COUNT_T5 0x3ffffU #define G_LP_COUNT_T5(x) (((x) >> S_LP_COUNT) & M_LP_COUNT_T5) #define M_HP_COUNT 0x7ffU #define S_HP_COUNT 16 #define G_HP_COUNT(x) (((x) >> S_HP_COUNT) & M_HP_COUNT) #define S_LP_INT_THRESH 12 #define M_LP_INT_THRESH 0xfU #define M_LP_INT_THRESH_T5 0xfffU #define V_LP_INT_THRESH(x) ((x) << S_LP_INT_THRESH) #define M_LP_COUNT 0x7ffU #define S_LP_COUNT 0 #define G_LP_COUNT(x) (((x) >> S_LP_COUNT) & M_LP_COUNT) #define A_SGE_DBFIFO_STATUS 0x10a4 #define SGE_STAT_TOTAL 0x10e4 #define SGE_STAT_MATCH 0x10e8 #define SGE_STAT_CFG 0x10ec #define S_STATSOURCE_T5 9 #define STATSOURCE_T5(x) ((x) << S_STATSOURCE_T5) #define SGE_DBFIFO_STATUS2 0x1118 #define M_HP_COUNT_T5 0x3ffU #define G_HP_COUNT_T5(x) ((x) & M_HP_COUNT_T5) #define S_HP_INT_THRESH_T5 10 #define M_HP_INT_THRESH_T5 0xfU #define V_HP_INT_THRESH_T5(x) ((x) << S_HP_INT_THRESH_T5) #define S_ENABLE_DROP 13 #define V_ENABLE_DROP(x) ((x) << S_ENABLE_DROP) #define F_ENABLE_DROP V_ENABLE_DROP(1U) #define S_DROPPED_DB 0 #define V_DROPPED_DB(x) ((x) << S_DROPPED_DB) #define F_DROPPED_DB V_DROPPED_DB(1U) #define A_SGE_DOORBELL_CONTROL 0x10a8 #define A_SGE_CTXT_CMD 0x11fc #define A_SGE_DBQ_CTXT_BADDR 0x1084 #define PCIE_PF_CFG 0x40 #define AIVEC(x) ((x) << 4) #define AIVEC_MASK 0x3ffU #define PCIE_PF_CLI 0x44 #define PCIE_INT_CAUSE 0x3004 #define UNXSPLCPLERR 0x20000000U #define PCIEPINT 0x10000000U #define PCIESINT 0x08000000U #define RPLPERR 0x04000000U #define RXWRPERR 0x02000000U #define RXCPLPERR 0x01000000U #define PIOTAGPERR 0x00800000U #define MATAGPERR 0x00400000U #define INTXCLRPERR 0x00200000U #define FIDPERR 0x00100000U #define CFGSNPPERR 0x00080000U #define HRSPPERR 0x00040000U #define HREQPERR 0x00020000U #define HCNTPERR 0x00010000U #define DRSPPERR 0x00008000U #define DREQPERR 0x00004000U #define DCNTPERR 0x00002000U #define CRSPPERR 0x00001000U #define CREQPERR 0x00000800U #define CCNTPERR 0x00000400U #define TARTAGPERR 0x00000200U #define PIOREQPERR 0x00000100U #define PIOCPLPERR 0x00000080U #define MSIXDIPERR 0x00000040U #define MSIXDATAPERR 0x00000020U #define MSIXADDRHPERR 0x00000010U #define MSIXADDRLPERR 0x00000008U #define MSIDATAPERR 0x00000004U #define MSIADDRHPERR 0x00000002U #define MSIADDRLPERR 0x00000001U #define READRSPERR 0x20000000U #define TRGT1GRPPERR 0x10000000U #define IPSOTPERR 0x08000000U #define IPRXDATAGRPPERR 0x02000000U #define IPRXHDRGRPPERR 0x01000000U #define MAGRPPERR 0x00400000U #define VFIDPERR 0x00200000U #define HREQWRPERR 0x00010000U #define DREQWRPERR 0x00002000U #define MSTTAGQPERR 0x00000400U #define PIOREQGRPPERR 0x00000100U #define PIOCPLGRPPERR 0x00000080U #define MSIXSTIPERR 0x00000004U #define MSTTIMEOUTPERR 0x00000002U #define MSTGRPPERR 0x00000001U #define PCIE_NONFAT_ERR 0x3010 #define PCIE_MEM_ACCESS_BASE_WIN 0x3068 #define S_PCIEOFST 10 #define M_PCIEOFST 0x3fffffU #define GET_PCIEOFST(x) (((x) >> S_PCIEOFST) & M_PCIEOFST) #define PCIEOFST_MASK 0xfffffc00U #define BIR_MASK 0x00000300U #define BIR_SHIFT 8 #define BIR(x) ((x) << BIR_SHIFT) #define WINDOW_MASK 0x000000ffU #define WINDOW_SHIFT 0 #define WINDOW(x) ((x) << WINDOW_SHIFT) #define PCIE_MEM_ACCESS_OFFSET 0x306c #define S_PFNUM 0 #define V_PFNUM(x) ((x) << S_PFNUM) #define PCIE_FW 0x30b8 #define PCIE_FW_ERR 0x80000000U #define PCIE_FW_INIT 0x40000000U #define PCIE_FW_HALT 0x20000000U #define PCIE_FW_MASTER_VLD 0x00008000U #define PCIE_FW_MASTER(x) ((x) << 12) #define PCIE_FW_MASTER_MASK 0x7 #define PCIE_FW_MASTER_GET(x) (((x) >> 12) & PCIE_FW_MASTER_MASK) #define PCIE_CORE_UTL_SYSTEM_BUS_AGENT_STATUS 0x5908 #define RNPP 0x80000000U #define RPCP 0x20000000U #define RCIP 0x08000000U #define RCCP 0x04000000U #define RFTP 0x00800000U #define PTRP 0x00100000U #define PCIE_CORE_UTL_PCI_EXPRESS_PORT_STATUS 0x59a4 #define TPCP 0x40000000U #define TNPP 0x20000000U #define TFTP 0x10000000U #define TCAP 0x08000000U #define TCIP 0x04000000U #define RCAP 0x02000000U #define PLUP 0x00800000U #define PLDN 0x00400000U #define OTDD 0x00200000U #define GTRP 0x00100000U #define RDPE 0x00040000U #define TDCE 0x00020000U #define TDUE 0x00010000U #define MC_INT_CAUSE 0x7518 #define ECC_UE_INT_CAUSE 0x00000004U #define ECC_CE_INT_CAUSE 0x00000002U #define PERR_INT_CAUSE 0x00000001U #define MC_ECC_STATUS 0x751c #define ECC_CECNT_MASK 0xffff0000U #define ECC_CECNT_SHIFT 16 #define ECC_CECNT(x) ((x) << ECC_CECNT_SHIFT) #define ECC_CECNT_GET(x) (((x) & ECC_CECNT_MASK) >> ECC_CECNT_SHIFT) #define ECC_UECNT_MASK 0x0000ffffU #define ECC_UECNT_SHIFT 0 #define ECC_UECNT(x) ((x) << ECC_UECNT_SHIFT) #define ECC_UECNT_GET(x) (((x) & ECC_UECNT_MASK) >> ECC_UECNT_SHIFT) #define MC_BIST_CMD 0x7600 #define START_BIST 0x80000000U #define BIST_CMD_GAP_MASK 0x0000ff00U #define BIST_CMD_GAP_SHIFT 8 #define BIST_CMD_GAP(x) ((x) << BIST_CMD_GAP_SHIFT) #define BIST_OPCODE_MASK 0x00000003U #define BIST_OPCODE_SHIFT 0 #define BIST_OPCODE(x) ((x) << BIST_OPCODE_SHIFT) #define MC_BIST_CMD_ADDR 0x7604 #define MC_BIST_CMD_LEN 0x7608 #define MC_BIST_DATA_PATTERN 0x760c #define BIST_DATA_TYPE_MASK 0x0000000fU #define BIST_DATA_TYPE_SHIFT 0 #define BIST_DATA_TYPE(x) ((x) << BIST_DATA_TYPE_SHIFT) #define MC_BIST_STATUS_RDATA 0x7688 #define MA_EDRAM0_BAR 0x77c0 #define MA_EDRAM1_BAR 0x77c4 #define EDRAM_SIZE_MASK 0xfffU #define EDRAM_SIZE_GET(x) ((x) & EDRAM_SIZE_MASK) #define MA_EXT_MEMORY_BAR 0x77c8 #define EXT_MEM_SIZE_MASK 0x00000fffU #define EXT_MEM_SIZE_SHIFT 0 #define EXT_MEM_SIZE_GET(x) (((x) & EXT_MEM_SIZE_MASK) >> EXT_MEM_SIZE_SHIFT) #define MA_TARGET_MEM_ENABLE 0x77d8 #define EXT_MEM1_ENABLE 0x00000010U #define EXT_MEM_ENABLE 0x00000004U #define EDRAM1_ENABLE 0x00000002U #define EDRAM0_ENABLE 0x00000001U #define MA_INT_CAUSE 0x77e0 #define MEM_PERR_INT_CAUSE 0x00000002U #define MEM_WRAP_INT_CAUSE 0x00000001U #define MA_INT_WRAP_STATUS 0x77e4 #define MEM_WRAP_ADDRESS_MASK 0xfffffff0U #define MEM_WRAP_ADDRESS_SHIFT 4 #define MEM_WRAP_ADDRESS_GET(x) (((x) & MEM_WRAP_ADDRESS_MASK) >> MEM_WRAP_ADDRESS_SHIFT) #define MEM_WRAP_CLIENT_NUM_MASK 0x0000000fU #define MEM_WRAP_CLIENT_NUM_SHIFT 0 #define MEM_WRAP_CLIENT_NUM_GET(x) (((x) & MEM_WRAP_CLIENT_NUM_MASK) >> MEM_WRAP_CLIENT_NUM_SHIFT) #define MA_PCIE_FW 0x30b8 #define MA_PARITY_ERROR_STATUS 0x77f4 #define MA_EXT_MEMORY1_BAR 0x7808 #define EDC_0_BASE_ADDR 0x7900 #define EDC_BIST_CMD 0x7904 #define EDC_BIST_CMD_ADDR 0x7908 #define EDC_BIST_CMD_LEN 0x790c #define EDC_BIST_DATA_PATTERN 0x7910 #define EDC_BIST_STATUS_RDATA 0x7928 #define EDC_INT_CAUSE 0x7978 #define ECC_UE_PAR 0x00000020U #define ECC_CE_PAR 0x00000010U #define PERR_PAR_CAUSE 0x00000008U #define EDC_ECC_STATUS 0x797c #define EDC_1_BASE_ADDR 0x7980 #define CIM_BOOT_CFG 0x7b00 #define BOOTADDR_MASK 0xffffff00U #define UPCRST 0x1U #define CIM_PF_MAILBOX_DATA 0x240 #define CIM_PF_MAILBOX_CTRL 0x280 #define MBMSGVALID 0x00000008U #define MBINTREQ 0x00000004U #define MBOWNER_MASK 0x00000003U #define MBOWNER_SHIFT 0 #define MBOWNER(x) ((x) << MBOWNER_SHIFT) #define MBOWNER_GET(x) (((x) & MBOWNER_MASK) >> MBOWNER_SHIFT) #define CIM_PF_HOST_INT_ENABLE 0x288 #define MBMSGRDYINTEN(x) ((x) << 19) #define CIM_PF_HOST_INT_CAUSE 0x28c #define MBMSGRDYINT 0x00080000U #define CIM_HOST_INT_CAUSE 0x7b2c #define TIEQOUTPARERRINT 0x00100000U #define TIEQINPARERRINT 0x00080000U #define MBHOSTPARERR 0x00040000U #define MBUPPARERR 0x00020000U #define IBQPARERR 0x0001f800U #define IBQTP0PARERR 0x00010000U #define IBQTP1PARERR 0x00008000U #define IBQULPPARERR 0x00004000U #define IBQSGELOPARERR 0x00002000U #define IBQSGEHIPARERR 0x00001000U #define IBQNCSIPARERR 0x00000800U #define OBQPARERR 0x000007e0U #define OBQULP0PARERR 0x00000400U #define OBQULP1PARERR 0x00000200U #define OBQULP2PARERR 0x00000100U #define OBQULP3PARERR 0x00000080U #define OBQSGEPARERR 0x00000040U #define OBQNCSIPARERR 0x00000020U #define PREFDROPINT 0x00000002U #define UPACCNONZERO 0x00000001U #define CIM_HOST_UPACC_INT_CAUSE 0x7b34 #define EEPROMWRINT 0x40000000U #define TIMEOUTMAINT 0x20000000U #define TIMEOUTINT 0x10000000U #define RSPOVRLOOKUPINT 0x08000000U #define REQOVRLOOKUPINT 0x04000000U #define BLKWRPLINT 0x02000000U #define BLKRDPLINT 0x01000000U #define SGLWRPLINT 0x00800000U #define SGLRDPLINT 0x00400000U #define BLKWRCTLINT 0x00200000U #define BLKRDCTLINT 0x00100000U #define SGLWRCTLINT 0x00080000U #define SGLRDCTLINT 0x00040000U #define BLKWREEPROMINT 0x00020000U #define BLKRDEEPROMINT 0x00010000U #define SGLWREEPROMINT 0x00008000U #define SGLRDEEPROMINT 0x00004000U #define BLKWRFLASHINT 0x00002000U #define BLKRDFLASHINT 0x00001000U #define SGLWRFLASHINT 0x00000800U #define SGLRDFLASHINT 0x00000400U #define BLKWRBOOTINT 0x00000200U #define BLKRDBOOTINT 0x00000100U #define SGLWRBOOTINT 0x00000080U #define SGLRDBOOTINT 0x00000040U #define ILLWRBEINT 0x00000020U #define ILLRDBEINT 0x00000010U #define ILLRDINT 0x00000008U #define ILLWRINT 0x00000004U #define ILLTRANSINT 0x00000002U #define RSVDSPACEINT 0x00000001U #define TP_OUT_CONFIG 0x7d04 #define VLANEXTENABLE_MASK 0x0000f000U #define VLANEXTENABLE_SHIFT 12 #define TP_GLOBAL_CONFIG 0x7d08 #define FIVETUPLELOOKUP_SHIFT 17 #define FIVETUPLELOOKUP_MASK 0x00060000U #define FIVETUPLELOOKUP(x) ((x) << FIVETUPLELOOKUP_SHIFT) #define FIVETUPLELOOKUP_GET(x) (((x) & FIVETUPLELOOKUP_MASK) >> \ FIVETUPLELOOKUP_SHIFT) #define TP_PARA_REG2 0x7d68 #define MAXRXDATA_MASK 0xffff0000U #define MAXRXDATA_SHIFT 16 #define MAXRXDATA_GET(x) (((x) & MAXRXDATA_MASK) >> MAXRXDATA_SHIFT) #define TP_TIMER_RESOLUTION 0x7d90 #define TIMERRESOLUTION_MASK 0x00ff0000U #define TIMERRESOLUTION_SHIFT 16 #define TIMERRESOLUTION_GET(x) (((x) & TIMERRESOLUTION_MASK) >> TIMERRESOLUTION_SHIFT) #define DELAYEDACKRESOLUTION_MASK 0x000000ffU #define DELAYEDACKRESOLUTION_SHIFT 0 #define DELAYEDACKRESOLUTION_GET(x) \ (((x) & DELAYEDACKRESOLUTION_MASK) >> DELAYEDACKRESOLUTION_SHIFT) #define TP_SHIFT_CNT 0x7dc0 #define SYNSHIFTMAX_SHIFT 24 #define SYNSHIFTMAX_MASK 0xff000000U #define SYNSHIFTMAX(x) ((x) << SYNSHIFTMAX_SHIFT) #define SYNSHIFTMAX_GET(x) (((x) & SYNSHIFTMAX_MASK) >> \ SYNSHIFTMAX_SHIFT) #define RXTSHIFTMAXR1_SHIFT 20 #define RXTSHIFTMAXR1_MASK 0x00f00000U #define RXTSHIFTMAXR1(x) ((x) << RXTSHIFTMAXR1_SHIFT) #define RXTSHIFTMAXR1_GET(x) (((x) & RXTSHIFTMAXR1_MASK) >> \ RXTSHIFTMAXR1_SHIFT) #define RXTSHIFTMAXR2_SHIFT 16 #define RXTSHIFTMAXR2_MASK 0x000f0000U #define RXTSHIFTMAXR2(x) ((x) << RXTSHIFTMAXR2_SHIFT) #define RXTSHIFTMAXR2_GET(x) (((x) & RXTSHIFTMAXR2_MASK) >> \ RXTSHIFTMAXR2_SHIFT) #define PERSHIFTBACKOFFMAX_SHIFT 12 #define PERSHIFTBACKOFFMAX_MASK 0x0000f000U #define PERSHIFTBACKOFFMAX(x) ((x) << PERSHIFTBACKOFFMAX_SHIFT) #define PERSHIFTBACKOFFMAX_GET(x) (((x) & PERSHIFTBACKOFFMAX_MASK) >> \ PERSHIFTBACKOFFMAX_SHIFT) #define PERSHIFTMAX_SHIFT 8 #define PERSHIFTMAX_MASK 0x00000f00U #define PERSHIFTMAX(x) ((x) << PERSHIFTMAX_SHIFT) #define PERSHIFTMAX_GET(x) (((x) & PERSHIFTMAX_MASK) >> \ PERSHIFTMAX_SHIFT) #define KEEPALIVEMAXR1_SHIFT 4 #define KEEPALIVEMAXR1_MASK 0x000000f0U #define KEEPALIVEMAXR1(x) ((x) << KEEPALIVEMAXR1_SHIFT) #define KEEPALIVEMAXR1_GET(x) (((x) & KEEPALIVEMAXR1_MASK) >> \ KEEPALIVEMAXR1_SHIFT) #define KEEPALIVEMAXR2_SHIFT 0 #define KEEPALIVEMAXR2_MASK 0x0000000fU #define KEEPALIVEMAXR2(x) ((x) << KEEPALIVEMAXR2_SHIFT) #define KEEPALIVEMAXR2_GET(x) (((x) & KEEPALIVEMAXR2_MASK) >> \ KEEPALIVEMAXR2_SHIFT) #define TP_CCTRL_TABLE 0x7ddc #define TP_MTU_TABLE 0x7de4 #define MTUINDEX_MASK 0xff000000U #define MTUINDEX_SHIFT 24 #define MTUINDEX(x) ((x) << MTUINDEX_SHIFT) #define MTUWIDTH_MASK 0x000f0000U #define MTUWIDTH_SHIFT 16 #define MTUWIDTH(x) ((x) << MTUWIDTH_SHIFT) #define MTUWIDTH_GET(x) (((x) & MTUWIDTH_MASK) >> MTUWIDTH_SHIFT) #define MTUVALUE_MASK 0x00003fffU #define MTUVALUE_SHIFT 0 #define MTUVALUE(x) ((x) << MTUVALUE_SHIFT) #define MTUVALUE_GET(x) (((x) & MTUVALUE_MASK) >> MTUVALUE_SHIFT) #define TP_RSS_LKP_TABLE 0x7dec #define LKPTBLROWVLD 0x80000000U #define LKPTBLQUEUE1_MASK 0x000ffc00U #define LKPTBLQUEUE1_SHIFT 10 #define LKPTBLQUEUE1(x) ((x) << LKPTBLQUEUE1_SHIFT) #define LKPTBLQUEUE1_GET(x) (((x) & LKPTBLQUEUE1_MASK) >> LKPTBLQUEUE1_SHIFT) #define LKPTBLQUEUE0_MASK 0x000003ffU #define LKPTBLQUEUE0_SHIFT 0 #define LKPTBLQUEUE0(x) ((x) << LKPTBLQUEUE0_SHIFT) #define LKPTBLQUEUE0_GET(x) (((x) & LKPTBLQUEUE0_MASK) >> LKPTBLQUEUE0_SHIFT) #define TP_PIO_ADDR 0x7e40 #define TP_PIO_DATA 0x7e44 #define TP_MIB_INDEX 0x7e50 #define TP_MIB_DATA 0x7e54 #define TP_INT_CAUSE 0x7e74 #define FLMTXFLSTEMPTY 0x40000000U #define TP_VLAN_PRI_MAP 0x140 #define FRAGMENTATION_SHIFT 9 #define FRAGMENTATION_MASK 0x00000200U #define MPSHITTYPE_MASK 0x00000100U #define MACMATCH_MASK 0x00000080U #define ETHERTYPE_MASK 0x00000040U #define PROTOCOL_MASK 0x00000020U #define TOS_MASK 0x00000010U #define VLAN_MASK 0x00000008U #define VNIC_ID_MASK 0x00000004U #define PORT_MASK 0x00000002U #define FCOE_SHIFT 0 #define FCOE_MASK 0x00000001U #define TP_INGRESS_CONFIG 0x141 #define VNIC 0x00000800U #define CSUM_HAS_PSEUDO_HDR 0x00000400U #define RM_OVLAN 0x00000200U #define LOOKUPEVERYPKT 0x00000100U #define TP_MIB_MAC_IN_ERR_0 0x0 #define TP_MIB_TCP_OUT_RST 0xc #define TP_MIB_TCP_IN_SEG_HI 0x10 #define TP_MIB_TCP_IN_SEG_LO 0x11 #define TP_MIB_TCP_OUT_SEG_HI 0x12 #define TP_MIB_TCP_OUT_SEG_LO 0x13 #define TP_MIB_TCP_RXT_SEG_HI 0x14 #define TP_MIB_TCP_RXT_SEG_LO 0x15 #define TP_MIB_TNL_CNG_DROP_0 0x18 #define TP_MIB_TCP_V6IN_ERR_0 0x28 #define TP_MIB_TCP_V6OUT_RST 0x2c #define TP_MIB_OFD_ARP_DROP 0x36 #define TP_MIB_TNL_DROP_0 0x44 #define TP_MIB_OFD_VLN_DROP_0 0x58 #define ULP_TX_INT_CAUSE 0x8dcc #define PBL_BOUND_ERR_CH3 0x80000000U #define PBL_BOUND_ERR_CH2 0x40000000U #define PBL_BOUND_ERR_CH1 0x20000000U #define PBL_BOUND_ERR_CH0 0x10000000U #define PM_RX_INT_CAUSE 0x8fdc #define ZERO_E_CMD_ERROR 0x00400000U #define PMRX_FRAMING_ERROR 0x003ffff0U #define OCSPI_PAR_ERROR 0x00000008U #define DB_OPTIONS_PAR_ERROR 0x00000004U #define IESPI_PAR_ERROR 0x00000002U #define E_PCMD_PAR_ERROR 0x00000001U #define PM_TX_INT_CAUSE 0x8ffc #define PCMD_LEN_OVFL0 0x80000000U #define PCMD_LEN_OVFL1 0x40000000U #define PCMD_LEN_OVFL2 0x20000000U #define ZERO_C_CMD_ERROR 0x10000000U #define PMTX_FRAMING_ERROR 0x0ffffff0U #define OESPI_PAR_ERROR 0x00000008U #define ICSPI_PAR_ERROR 0x00000002U #define C_PCMD_PAR_ERROR 0x00000001U #define MPS_PORT_STAT_TX_PORT_BYTES_L 0x400 #define MPS_PORT_STAT_TX_PORT_BYTES_H 0x404 #define MPS_PORT_STAT_TX_PORT_FRAMES_L 0x408 #define MPS_PORT_STAT_TX_PORT_FRAMES_H 0x40c #define MPS_PORT_STAT_TX_PORT_BCAST_L 0x410 #define MPS_PORT_STAT_TX_PORT_BCAST_H 0x414 #define MPS_PORT_STAT_TX_PORT_MCAST_L 0x418 #define MPS_PORT_STAT_TX_PORT_MCAST_H 0x41c #define MPS_PORT_STAT_TX_PORT_UCAST_L 0x420 #define MPS_PORT_STAT_TX_PORT_UCAST_H 0x424 #define MPS_PORT_STAT_TX_PORT_ERROR_L 0x428 #define MPS_PORT_STAT_TX_PORT_ERROR_H 0x42c #define MPS_PORT_STAT_TX_PORT_64B_L 0x430 #define MPS_PORT_STAT_TX_PORT_64B_H 0x434 #define MPS_PORT_STAT_TX_PORT_65B_127B_L 0x438 #define MPS_PORT_STAT_TX_PORT_65B_127B_H 0x43c #define MPS_PORT_STAT_TX_PORT_128B_255B_L 0x440 #define MPS_PORT_STAT_TX_PORT_128B_255B_H 0x444 #define MPS_PORT_STAT_TX_PORT_256B_511B_L 0x448 #define MPS_PORT_STAT_TX_PORT_256B_511B_H 0x44c #define MPS_PORT_STAT_TX_PORT_512B_1023B_L 0x450 #define MPS_PORT_STAT_TX_PORT_512B_1023B_H 0x454 #define MPS_PORT_STAT_TX_PORT_1024B_1518B_L 0x458 #define MPS_PORT_STAT_TX_PORT_1024B_1518B_H 0x45c #define MPS_PORT_STAT_TX_PORT_1519B_MAX_L 0x460 #define MPS_PORT_STAT_TX_PORT_1519B_MAX_H 0x464 #define MPS_PORT_STAT_TX_PORT_DROP_L 0x468 #define MPS_PORT_STAT_TX_PORT_DROP_H 0x46c #define MPS_PORT_STAT_TX_PORT_PAUSE_L 0x470 #define MPS_PORT_STAT_TX_PORT_PAUSE_H 0x474 #define MPS_PORT_STAT_TX_PORT_PPP0_L 0x478 #define MPS_PORT_STAT_TX_PORT_PPP0_H 0x47c #define MPS_PORT_STAT_TX_PORT_PPP1_L 0x480 #define MPS_PORT_STAT_TX_PORT_PPP1_H 0x484 #define MPS_PORT_STAT_TX_PORT_PPP2_L 0x488 #define MPS_PORT_STAT_TX_PORT_PPP2_H 0x48c #define MPS_PORT_STAT_TX_PORT_PPP3_L 0x490 #define MPS_PORT_STAT_TX_PORT_PPP3_H 0x494 #define MPS_PORT_STAT_TX_PORT_PPP4_L 0x498 #define MPS_PORT_STAT_TX_PORT_PPP4_H 0x49c #define MPS_PORT_STAT_TX_PORT_PPP5_L 0x4a0 #define MPS_PORT_STAT_TX_PORT_PPP5_H 0x4a4 #define MPS_PORT_STAT_TX_PORT_PPP6_L 0x4a8 #define MPS_PORT_STAT_TX_PORT_PPP6_H 0x4ac #define MPS_PORT_STAT_TX_PORT_PPP7_L 0x4b0 #define MPS_PORT_STAT_TX_PORT_PPP7_H 0x4b4 #define MPS_PORT_STAT_LB_PORT_BYTES_L 0x4c0 #define MPS_PORT_STAT_LB_PORT_BYTES_H 0x4c4 #define MPS_PORT_STAT_LB_PORT_FRAMES_L 0x4c8 #define MPS_PORT_STAT_LB_PORT_FRAMES_H 0x4cc #define MPS_PORT_STAT_LB_PORT_BCAST_L 0x4d0 #define MPS_PORT_STAT_LB_PORT_BCAST_H 0x4d4 #define MPS_PORT_STAT_LB_PORT_MCAST_L 0x4d8 #define MPS_PORT_STAT_LB_PORT_MCAST_H 0x4dc #define MPS_PORT_STAT_LB_PORT_UCAST_L 0x4e0 #define MPS_PORT_STAT_LB_PORT_UCAST_H 0x4e4 #define MPS_PORT_STAT_LB_PORT_ERROR_L 0x4e8 #define MPS_PORT_STAT_LB_PORT_ERROR_H 0x4ec #define MPS_PORT_STAT_LB_PORT_64B_L 0x4f0 #define MPS_PORT_STAT_LB_PORT_64B_H 0x4f4 #define MPS_PORT_STAT_LB_PORT_65B_127B_L 0x4f8 #define MPS_PORT_STAT_LB_PORT_65B_127B_H 0x4fc #define MPS_PORT_STAT_LB_PORT_128B_255B_L 0x500 #define MPS_PORT_STAT_LB_PORT_128B_255B_H 0x504 #define MPS_PORT_STAT_LB_PORT_256B_511B_L 0x508 #define MPS_PORT_STAT_LB_PORT_256B_511B_H 0x50c #define MPS_PORT_STAT_LB_PORT_512B_1023B_L 0x510 #define MPS_PORT_STAT_LB_PORT_512B_1023B_H 0x514 #define MPS_PORT_STAT_LB_PORT_1024B_1518B_L 0x518 #define MPS_PORT_STAT_LB_PORT_1024B_1518B_H 0x51c #define MPS_PORT_STAT_LB_PORT_1519B_MAX_L 0x520 #define MPS_PORT_STAT_LB_PORT_1519B_MAX_H 0x524 #define MPS_PORT_STAT_LB_PORT_DROP_FRAMES 0x528 #define MPS_PORT_STAT_RX_PORT_BYTES_L 0x540 #define MPS_PORT_STAT_RX_PORT_BYTES_H 0x544 #define MPS_PORT_STAT_RX_PORT_FRAMES_L 0x548 #define MPS_PORT_STAT_RX_PORT_FRAMES_H 0x54c #define MPS_PORT_STAT_RX_PORT_BCAST_L 0x550 #define MPS_PORT_STAT_RX_PORT_BCAST_H 0x554 #define MPS_PORT_STAT_RX_PORT_MCAST_L 0x558 #define MPS_PORT_STAT_RX_PORT_MCAST_H 0x55c #define MPS_PORT_STAT_RX_PORT_UCAST_L 0x560 #define MPS_PORT_STAT_RX_PORT_UCAST_H 0x564 #define MPS_PORT_STAT_RX_PORT_MTU_ERROR_L 0x568 #define MPS_PORT_STAT_RX_PORT_MTU_ERROR_H 0x56c #define MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_L 0x570 #define MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_H 0x574 #define MPS_PORT_STAT_RX_PORT_CRC_ERROR_L 0x578 #define MPS_PORT_STAT_RX_PORT_CRC_ERROR_H 0x57c #define MPS_PORT_STAT_RX_PORT_LEN_ERROR_L 0x580 #define MPS_PORT_STAT_RX_PORT_LEN_ERROR_H 0x584 #define MPS_PORT_STAT_RX_PORT_SYM_ERROR_L 0x588 #define MPS_PORT_STAT_RX_PORT_SYM_ERROR_H 0x58c #define MPS_PORT_STAT_RX_PORT_64B_L 0x590 #define MPS_PORT_STAT_RX_PORT_64B_H 0x594 #define MPS_PORT_STAT_RX_PORT_65B_127B_L 0x598 #define MPS_PORT_STAT_RX_PORT_65B_127B_H 0x59c #define MPS_PORT_STAT_RX_PORT_128B_255B_L 0x5a0 #define MPS_PORT_STAT_RX_PORT_128B_255B_H 0x5a4 #define MPS_PORT_STAT_RX_PORT_256B_511B_L 0x5a8 #define MPS_PORT_STAT_RX_PORT_256B_511B_H 0x5ac #define MPS_PORT_STAT_RX_PORT_512B_1023B_L 0x5b0 #define MPS_PORT_STAT_RX_PORT_512B_1023B_H 0x5b4 #define MPS_PORT_STAT_RX_PORT_1024B_1518B_L 0x5b8 #define MPS_PORT_STAT_RX_PORT_1024B_1518B_H 0x5bc #define MPS_PORT_STAT_RX_PORT_1519B_MAX_L 0x5c0 #define MPS_PORT_STAT_RX_PORT_1519B_MAX_H 0x5c4 #define MPS_PORT_STAT_RX_PORT_PAUSE_L 0x5c8 #define MPS_PORT_STAT_RX_PORT_PAUSE_H 0x5cc #define MPS_PORT_STAT_RX_PORT_PPP0_L 0x5d0 #define MPS_PORT_STAT_RX_PORT_PPP0_H 0x5d4 #define MPS_PORT_STAT_RX_PORT_PPP1_L 0x5d8 #define MPS_PORT_STAT_RX_PORT_PPP1_H 0x5dc #define MPS_PORT_STAT_RX_PORT_PPP2_L 0x5e0 #define MPS_PORT_STAT_RX_PORT_PPP2_H 0x5e4 #define MPS_PORT_STAT_RX_PORT_PPP3_L 0x5e8 #define MPS_PORT_STAT_RX_PORT_PPP3_H 0x5ec #define MPS_PORT_STAT_RX_PORT_PPP4_L 0x5f0 #define MPS_PORT_STAT_RX_PORT_PPP4_H 0x5f4 #define MPS_PORT_STAT_RX_PORT_PPP5_L 0x5f8 #define MPS_PORT_STAT_RX_PORT_PPP5_H 0x5fc #define MPS_PORT_STAT_RX_PORT_PPP6_L 0x600 #define MPS_PORT_STAT_RX_PORT_PPP6_H 0x604 #define MPS_PORT_STAT_RX_PORT_PPP7_L 0x608 #define MPS_PORT_STAT_RX_PORT_PPP7_H 0x60c #define MPS_PORT_STAT_RX_PORT_LESS_64B_L 0x610 #define MPS_PORT_STAT_RX_PORT_LESS_64B_H 0x614 #define MAC_PORT_CFG2 0x818 #define MAC_PORT_MAGIC_MACID_LO 0x824 #define MAC_PORT_MAGIC_MACID_HI 0x828 #define MAC_PORT_EPIO_DATA0 0x8c0 #define MAC_PORT_EPIO_DATA1 0x8c4 #define MAC_PORT_EPIO_DATA2 0x8c8 #define MAC_PORT_EPIO_DATA3 0x8cc #define MAC_PORT_EPIO_OP 0x8d0 #define MPS_CMN_CTL 0x9000 #define NUMPORTS_MASK 0x00000003U #define NUMPORTS_SHIFT 0 #define NUMPORTS_GET(x) (((x) & NUMPORTS_MASK) >> NUMPORTS_SHIFT) #define MPS_INT_CAUSE 0x9008 #define STATINT 0x00000020U #define TXINT 0x00000010U #define RXINT 0x00000008U #define TRCINT 0x00000004U #define CLSINT 0x00000002U #define PLINT 0x00000001U #define MPS_TX_INT_CAUSE 0x9408 #define PORTERR 0x00010000U #define FRMERR 0x00008000U #define SECNTERR 0x00004000U #define BUBBLE 0x00002000U #define TXDESCFIFO 0x00001e00U #define TXDATAFIFO 0x000001e0U #define NCSIFIFO 0x00000010U #define TPFIFO 0x0000000fU #define MPS_STAT_PERR_INT_CAUSE_SRAM 0x9614 #define MPS_STAT_PERR_INT_CAUSE_TX_FIFO 0x9620 #define MPS_STAT_PERR_INT_CAUSE_RX_FIFO 0x962c #define MPS_STAT_RX_BG_0_MAC_DROP_FRAME_L 0x9640 #define MPS_STAT_RX_BG_0_MAC_DROP_FRAME_H 0x9644 #define MPS_STAT_RX_BG_1_MAC_DROP_FRAME_L 0x9648 #define MPS_STAT_RX_BG_1_MAC_DROP_FRAME_H 0x964c #define MPS_STAT_RX_BG_2_MAC_DROP_FRAME_L 0x9650 #define MPS_STAT_RX_BG_2_MAC_DROP_FRAME_H 0x9654 #define MPS_STAT_RX_BG_3_MAC_DROP_FRAME_L 0x9658 #define MPS_STAT_RX_BG_3_MAC_DROP_FRAME_H 0x965c #define MPS_STAT_RX_BG_0_LB_DROP_FRAME_L 0x9660 #define MPS_STAT_RX_BG_0_LB_DROP_FRAME_H 0x9664 #define MPS_STAT_RX_BG_1_LB_DROP_FRAME_L 0x9668 #define MPS_STAT_RX_BG_1_LB_DROP_FRAME_H 0x966c #define MPS_STAT_RX_BG_2_LB_DROP_FRAME_L 0x9670 #define MPS_STAT_RX_BG_2_LB_DROP_FRAME_H 0x9674 #define MPS_STAT_RX_BG_3_LB_DROP_FRAME_L 0x9678 #define MPS_STAT_RX_BG_3_LB_DROP_FRAME_H 0x967c #define MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_L 0x9680 #define MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_H 0x9684 #define MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_L 0x9688 #define MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_H 0x968c #define MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_L 0x9690 #define MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_H 0x9694 #define MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_L 0x9698 #define MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_H 0x969c #define MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_L 0x96a0 #define MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_H 0x96a4 #define MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_L 0x96a8 #define MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_H 0x96ac #define MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_L 0x96b0 #define MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_H 0x96b4 #define MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_L 0x96b8 #define MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_H 0x96bc #define MPS_TRC_CFG 0x9800 #define TRCFIFOEMPTY 0x00000010U #define TRCIGNOREDROPINPUT 0x00000008U #define TRCKEEPDUPLICATES 0x00000004U #define TRCEN 0x00000002U #define TRCMULTIFILTER 0x00000001U #define MPS_TRC_RSS_CONTROL 0x9808 #define RSSCONTROL_MASK 0x00ff0000U #define RSSCONTROL_SHIFT 16 #define RSSCONTROL(x) ((x) << RSSCONTROL_SHIFT) #define QUEUENUMBER_MASK 0x0000ffffU #define QUEUENUMBER_SHIFT 0 #define QUEUENUMBER(x) ((x) << QUEUENUMBER_SHIFT) #define MPS_TRC_FILTER_MATCH_CTL_A 0x9810 #define TFINVERTMATCH 0x01000000U #define TFPKTTOOLARGE 0x00800000U #define TFEN 0x00400000U #define TFPORT_MASK 0x003c0000U #define TFPORT_SHIFT 18 #define TFPORT(x) ((x) << TFPORT_SHIFT) #define TFPORT_GET(x) (((x) & TFPORT_MASK) >> TFPORT_SHIFT) #define TFDROP 0x00020000U #define TFSOPEOPERR 0x00010000U #define TFLENGTH_MASK 0x00001f00U #define TFLENGTH_SHIFT 8 #define TFLENGTH(x) ((x) << TFLENGTH_SHIFT) #define TFLENGTH_GET(x) (((x) & TFLENGTH_MASK) >> TFLENGTH_SHIFT) #define TFOFFSET_MASK 0x0000001fU #define TFOFFSET_SHIFT 0 #define TFOFFSET(x) ((x) << TFOFFSET_SHIFT) #define TFOFFSET_GET(x) (((x) & TFOFFSET_MASK) >> TFOFFSET_SHIFT) #define MPS_TRC_FILTER_MATCH_CTL_B 0x9820 #define TFMINPKTSIZE_MASK 0x01ff0000U #define TFMINPKTSIZE_SHIFT 16 #define TFMINPKTSIZE(x) ((x) << TFMINPKTSIZE_SHIFT) #define TFMINPKTSIZE_GET(x) (((x) & TFMINPKTSIZE_MASK) >> TFMINPKTSIZE_SHIFT) #define TFCAPTUREMAX_MASK 0x00003fffU #define TFCAPTUREMAX_SHIFT 0 #define TFCAPTUREMAX(x) ((x) << TFCAPTUREMAX_SHIFT) #define TFCAPTUREMAX_GET(x) (((x) & TFCAPTUREMAX_MASK) >> TFCAPTUREMAX_SHIFT) #define MPS_TRC_INT_CAUSE 0x985c #define MISCPERR 0x00000100U #define PKTFIFO 0x000000f0U #define FILTMEM 0x0000000fU #define MPS_TRC_FILTER0_MATCH 0x9c00 #define MPS_TRC_FILTER0_DONT_CARE 0x9c80 #define MPS_TRC_FILTER1_MATCH 0x9d00 #define MPS_CLS_INT_CAUSE 0xd028 #define PLERRENB 0x00000008U #define HASHSRAM 0x00000004U #define MATCHTCAM 0x00000002U #define MATCHSRAM 0x00000001U #define MPS_RX_PERR_INT_CAUSE 0x11074 #define CPL_INTR_CAUSE 0x19054 #define CIM_OP_MAP_PERR 0x00000020U #define CIM_OVFL_ERROR 0x00000010U #define TP_FRAMING_ERROR 0x00000008U #define SGE_FRAMING_ERROR 0x00000004U #define CIM_FRAMING_ERROR 0x00000002U #define ZERO_SWITCH_ERROR 0x00000001U #define SMB_INT_CAUSE 0x19090 #define MSTTXFIFOPARINT 0x00200000U #define MSTRXFIFOPARINT 0x00100000U #define SLVFIFOPARINT 0x00080000U #define ULP_RX_INT_CAUSE 0x19158 #define ULP_RX_ISCSI_TAGMASK 0x19164 #define ULP_RX_ISCSI_PSZ 0x19168 #define HPZ3_MASK 0x0f000000U #define HPZ3_SHIFT 24 #define HPZ3(x) ((x) << HPZ3_SHIFT) #define HPZ2_MASK 0x000f0000U #define HPZ2_SHIFT 16 #define HPZ2(x) ((x) << HPZ2_SHIFT) #define HPZ1_MASK 0x00000f00U #define HPZ1_SHIFT 8 #define HPZ1(x) ((x) << HPZ1_SHIFT) #define HPZ0_MASK 0x0000000fU #define HPZ0_SHIFT 0 #define HPZ0(x) ((x) << HPZ0_SHIFT) #define ULP_RX_TDDP_PSZ 0x19178 #define SF_DATA 0x193f8 #define SF_OP 0x193fc #define SF_BUSY 0x80000000U #define SF_LOCK 0x00000010U #define SF_CONT 0x00000008U #define BYTECNT_MASK 0x00000006U #define BYTECNT_SHIFT 1 #define BYTECNT(x) ((x) << BYTECNT_SHIFT) #define OP_WR 0x00000001U #define PL_PF_INT_CAUSE 0x3c0 #define PFSW 0x00000008U #define PFSGE 0x00000004U #define PFCIM 0x00000002U #define PFMPS 0x00000001U #define PL_PF_INT_ENABLE 0x3c4 #define PL_PF_CTL 0x3c8 #define SWINT 0x00000001U #define PL_WHOAMI 0x19400 #define SOURCEPF_MASK 0x00000700U #define SOURCEPF_SHIFT 8 #define SOURCEPF(x) ((x) << SOURCEPF_SHIFT) #define SOURCEPF_GET(x) (((x) & SOURCEPF_MASK) >> SOURCEPF_SHIFT) #define ISVF 0x00000080U #define VFID_MASK 0x0000007fU #define VFID_SHIFT 0 #define VFID(x) ((x) << VFID_SHIFT) #define VFID_GET(x) (((x) & VFID_MASK) >> VFID_SHIFT) #define PL_INT_CAUSE 0x1940c #define ULP_TX 0x08000000U #define SGE 0x04000000U #define HMA 0x02000000U #define CPL_SWITCH 0x01000000U #define ULP_RX 0x00800000U #define PM_RX 0x00400000U #define PM_TX 0x00200000U #define MA 0x00100000U #define TP 0x00080000U #define LE 0x00040000U #define EDC1 0x00020000U #define EDC0 0x00010000U #define MC 0x00008000U #define PCIE 0x00004000U #define PMU 0x00002000U #define XGMAC_KR1 0x00001000U #define XGMAC_KR0 0x00000800U #define XGMAC1 0x00000400U #define XGMAC0 0x00000200U #define SMB 0x00000100U #define SF 0x00000080U #define PL 0x00000040U #define NCSI 0x00000020U #define MPS 0x00000010U #define MI 0x00000008U #define DBG 0x00000004U #define I2CM 0x00000002U #define CIM 0x00000001U #define PL_INT_ENABLE 0x19410 #define PL_INT_MAP0 0x19414 #define PL_RST 0x19428 #define PIORST 0x00000002U #define PIORSTMODE 0x00000001U #define PL_PL_INT_CAUSE 0x19430 #define FATALPERR 0x00000010U #define PERRVFID 0x00000001U #define PL_REV 0x1943c #define S_REV 0 #define M_REV 0xfU #define V_REV(x) ((x) << S_REV) #define G_REV(x) (((x) >> S_REV) & M_REV) #define LE_DB_CONFIG 0x19c04 #define HASHEN 0x00100000U #define LE_DB_SERVER_INDEX 0x19c18 #define LE_DB_ACT_CNT_IPV4 0x19c20 #define LE_DB_ACT_CNT_IPV6 0x19c24 #define LE_DB_INT_CAUSE 0x19c3c #define REQQPARERR 0x00010000U #define UNKNOWNCMD 0x00008000U #define PARITYERR 0x00000040U #define LIPMISS 0x00000020U #define LIP0 0x00000010U #define LE_DB_TID_HASHBASE 0x19df8 #define NCSI_INT_CAUSE 0x1a0d8 #define CIM_DM_PRTY_ERR 0x00000100U #define MPS_DM_PRTY_ERR 0x00000080U #define TXFIFO_PRTY_ERR 0x00000002U #define RXFIFO_PRTY_ERR 0x00000001U #define XGMAC_PORT_CFG2 0x1018 #define PATEN 0x00040000U #define MAGICEN 0x00020000U #define XGMAC_PORT_MAGIC_MACID_LO 0x1024 #define XGMAC_PORT_MAGIC_MACID_HI 0x1028 #define XGMAC_PORT_EPIO_DATA0 0x10c0 #define XGMAC_PORT_EPIO_DATA1 0x10c4 #define XGMAC_PORT_EPIO_DATA2 0x10c8 #define XGMAC_PORT_EPIO_DATA3 0x10cc #define XGMAC_PORT_EPIO_OP 0x10d0 #define EPIOWR 0x00000100U #define ADDRESS_MASK 0x000000ffU #define ADDRESS_SHIFT 0 #define ADDRESS(x) ((x) << ADDRESS_SHIFT) #define MAC_PORT_INT_CAUSE 0x8dc #define XGMAC_PORT_INT_CAUSE 0x10dc #define A_TP_TX_MOD_QUEUE_REQ_MAP 0x7e28 #define A_TP_TX_MOD_CHANNEL_WEIGHT 0x7e34 #define S_TX_MOD_QUEUE_REQ_MAP 0 #define M_TX_MOD_QUEUE_REQ_MAP 0xffffU #define V_TX_MOD_QUEUE_REQ_MAP(x) ((x) << S_TX_MOD_QUEUE_REQ_MAP) #define A_TP_TX_MOD_QUEUE_WEIGHT0 0x7e30 #define S_TX_MODQ_WEIGHT3 24 #define M_TX_MODQ_WEIGHT3 0xffU #define V_TX_MODQ_WEIGHT3(x) ((x) << S_TX_MODQ_WEIGHT3) #define S_TX_MODQ_WEIGHT2 16 #define M_TX_MODQ_WEIGHT2 0xffU #define V_TX_MODQ_WEIGHT2(x) ((x) << S_TX_MODQ_WEIGHT2) #define S_TX_MODQ_WEIGHT1 8 #define M_TX_MODQ_WEIGHT1 0xffU #define V_TX_MODQ_WEIGHT1(x) ((x) << S_TX_MODQ_WEIGHT1) #define S_TX_MODQ_WEIGHT0 0 #define M_TX_MODQ_WEIGHT0 0xffU #define V_TX_MODQ_WEIGHT0(x) ((x) << S_TX_MODQ_WEIGHT0) #define A_TP_TX_SCHED_HDR 0x23 #define A_TP_TX_SCHED_FIFO 0x24 #define A_TP_TX_SCHED_PCMD 0x25 #define S_VNIC 11 #define V_VNIC(x) ((x) << S_VNIC) #define F_VNIC V_VNIC(1U) #define S_FRAGMENTATION 9 #define V_FRAGMENTATION(x) ((x) << S_FRAGMENTATION) #define F_FRAGMENTATION V_FRAGMENTATION(1U) #define S_MPSHITTYPE 8 #define V_MPSHITTYPE(x) ((x) << S_MPSHITTYPE) #define F_MPSHITTYPE V_MPSHITTYPE(1U) #define S_MACMATCH 7 #define V_MACMATCH(x) ((x) << S_MACMATCH) #define F_MACMATCH V_MACMATCH(1U) #define S_ETHERTYPE 6 #define V_ETHERTYPE(x) ((x) << S_ETHERTYPE) #define F_ETHERTYPE V_ETHERTYPE(1U) #define S_PROTOCOL 5 #define V_PROTOCOL(x) ((x) << S_PROTOCOL) #define F_PROTOCOL V_PROTOCOL(1U) #define S_TOS 4 #define V_TOS(x) ((x) << S_TOS) #define F_TOS V_TOS(1U) #define S_VLAN 3 #define V_VLAN(x) ((x) << S_VLAN) #define F_VLAN V_VLAN(1U) #define S_VNIC_ID 2 #define V_VNIC_ID(x) ((x) << S_VNIC_ID) #define F_VNIC_ID V_VNIC_ID(1U) #define S_PORT 1 #define V_PORT(x) ((x) << S_PORT) #define F_PORT V_PORT(1U) #define S_FCOE 0 #define V_FCOE(x) ((x) << S_FCOE) #define F_FCOE V_FCOE(1U) #define NUM_MPS_CLS_SRAM_L_INSTANCES 336 #define NUM_MPS_T5_CLS_SRAM_L_INSTANCES 512 #define T5_PORT0_BASE 0x30000 #define T5_PORT_STRIDE 0x4000 #define T5_PORT_BASE(idx) (T5_PORT0_BASE + (idx) * T5_PORT_STRIDE) #define T5_PORT_REG(idx, reg) (T5_PORT_BASE(idx) + (reg)) #define MC_0_BASE_ADDR 0x40000 #define MC_1_BASE_ADDR 0x48000 #define MC_STRIDE (MC_1_BASE_ADDR - MC_0_BASE_ADDR) #define MC_REG(reg, idx) (reg + MC_STRIDE * idx) #define MC_P_BIST_CMD 0x41400 #define MC_P_BIST_CMD_ADDR 0x41404 #define MC_P_BIST_CMD_LEN 0x41408 #define MC_P_BIST_DATA_PATTERN 0x4140c #define MC_P_BIST_STATUS_RDATA 0x41488 #define EDC_T50_BASE_ADDR 0x50000 #define EDC_H_BIST_CMD 0x50004 #define EDC_H_BIST_CMD_ADDR 0x50008 #define EDC_H_BIST_CMD_LEN 0x5000c #define EDC_H_BIST_DATA_PATTERN 0x50010 #define EDC_H_BIST_STATUS_RDATA 0x50028 #define EDC_T51_BASE_ADDR 0x50800 #define EDC_STRIDE_T5 (EDC_T51_BASE_ADDR - EDC_T50_BASE_ADDR) #define EDC_REG_T5(reg, idx) (reg + EDC_STRIDE_T5 * idx) #define A_PL_VF_REV 0x4 #define A_PL_VF_WHOAMI 0x0 #define A_PL_VF_REVISION 0x8 #define S_CHIPID 4 #define M_CHIPID 0xfU #define V_CHIPID(x) ((x) << S_CHIPID) #define G_CHIPID(x) (((x) >> S_CHIPID) & M_CHIPID) /* TP_VLAN_PRI_MAP controls which subset of fields will be present in the * Compressed Filter Tuple for LE filters. Each bit set in TP_VLAN_PRI_MAP * selects for a particular field being present. These fields, when present * in the Compressed Filter Tuple, have the following widths in bits. */ #define W_FT_FCOE 1 #define W_FT_PORT 3 #define W_FT_VNIC_ID 17 #define W_FT_VLAN 17 #define W_FT_TOS 8 #define W_FT_PROTOCOL 8 #define W_FT_ETHERTYPE 16 #define W_FT_MACMATCH 9 #define W_FT_MPSHITTYPE 3 #define W_FT_FRAGMENTATION 1 /* Some of the Compressed Filter Tuple fields have internal structure. These * bit shifts/masks describe those structures. All shifts are relative to the * base position of the fields within the Compressed Filter Tuple */ #define S_FT_VLAN_VLD 16 #define V_FT_VLAN_VLD(x) ((x) << S_FT_VLAN_VLD) #define F_FT_VLAN_VLD V_FT_VLAN_VLD(1U) #define S_FT_VNID_ID_VF 0 #define V_FT_VNID_ID_VF(x) ((x) << S_FT_VNID_ID_VF) #define S_FT_VNID_ID_PF 7 #define V_FT_VNID_ID_PF(x) ((x) << S_FT_VNID_ID_PF) #define S_FT_VNID_ID_VLD 16 #define V_FT_VNID_ID_VLD(x) ((x) << S_FT_VNID_ID_VLD) #endif /* __T4_REGS_H */ |