Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 | #ifndef __extmem_defs_h #define __extmem_defs_h /* * This file is autogenerated from * file: ../../inst/ext_mem/mod/extmem_regs.r * id: extmem_regs.r,v 1.1 2004/02/16 13:29:30 np Exp * last modfied: Tue Mar 30 22:26:21 2004 * * by /n/asic/design/tools/rdesc/src/rdes2c --outfile extmem_defs.h ../../inst/ext_mem/mod/extmem_regs.r * id: $Id: extmem_defs.h,v 1.5 2004/06/04 07:15:33 starvik Exp $ * Any changes here will be lost. * * -*- buffer-read-only: t -*- */ /* Main access macros */ #ifndef REG_RD #define REG_RD( scope, inst, reg ) \ REG_READ( reg_##scope##_##reg, \ (inst) + REG_RD_ADDR_##scope##_##reg ) #endif #ifndef REG_WR #define REG_WR( scope, inst, reg, val ) \ REG_WRITE( reg_##scope##_##reg, \ (inst) + REG_WR_ADDR_##scope##_##reg, (val) ) #endif #ifndef REG_RD_VECT #define REG_RD_VECT( scope, inst, reg, index ) \ REG_READ( reg_##scope##_##reg, \ (inst) + REG_RD_ADDR_##scope##_##reg + \ (index) * STRIDE_##scope##_##reg ) #endif #ifndef REG_WR_VECT #define REG_WR_VECT( scope, inst, reg, index, val ) \ REG_WRITE( reg_##scope##_##reg, \ (inst) + REG_WR_ADDR_##scope##_##reg + \ (index) * STRIDE_##scope##_##reg, (val) ) #endif #ifndef REG_RD_INT #define REG_RD_INT( scope, inst, reg ) \ REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg ) #endif #ifndef REG_WR_INT #define REG_WR_INT( scope, inst, reg, val ) \ REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) ) #endif #ifndef REG_RD_INT_VECT #define REG_RD_INT_VECT( scope, inst, reg, index ) \ REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \ (index) * STRIDE_##scope##_##reg ) #endif #ifndef REG_WR_INT_VECT #define REG_WR_INT_VECT( scope, inst, reg, index, val ) \ REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \ (index) * STRIDE_##scope##_##reg, (val) ) #endif #ifndef REG_TYPE_CONV #define REG_TYPE_CONV( type, orgtype, val ) \ ( { union { orgtype o; type n; } r; r.o = val; r.n; } ) #endif #ifndef reg_page_size #define reg_page_size 8192 #endif #ifndef REG_ADDR #define REG_ADDR( scope, inst, reg ) \ ( (inst) + REG_RD_ADDR_##scope##_##reg ) #endif #ifndef REG_ADDR_VECT #define REG_ADDR_VECT( scope, inst, reg, index ) \ ( (inst) + REG_RD_ADDR_##scope##_##reg + \ (index) * STRIDE_##scope##_##reg ) #endif /* C-code for register scope extmem */ /* Register rw_cse0_cfg, scope extmem, type rw */ typedef struct { unsigned int lw : 6; unsigned int ew : 3; unsigned int zw : 3; unsigned int aw : 2; unsigned int dw : 2; unsigned int ewb : 2; unsigned int bw : 1; unsigned int mode : 1; unsigned int erc_en : 1; unsigned int dummy1 : 6; unsigned int size : 3; unsigned int log : 1; unsigned int en : 1; } reg_extmem_rw_cse0_cfg; #define REG_RD_ADDR_extmem_rw_cse0_cfg 0 #define REG_WR_ADDR_extmem_rw_cse0_cfg 0 /* Register rw_cse1_cfg, scope extmem, type rw */ typedef struct { unsigned int lw : 6; unsigned int ew : 3; unsigned int zw : 3; unsigned int aw : 2; unsigned int dw : 2; unsigned int ewb : 2; unsigned int bw : 1; unsigned int mode : 1; unsigned int erc_en : 1; unsigned int dummy1 : 6; unsigned int size : 3; unsigned int log : 1; unsigned int en : 1; } reg_extmem_rw_cse1_cfg; #define REG_RD_ADDR_extmem_rw_cse1_cfg 4 #define REG_WR_ADDR_extmem_rw_cse1_cfg 4 /* Register rw_csr0_cfg, scope extmem, type rw */ typedef struct { unsigned int lw : 6; unsigned int ew : 3; unsigned int zw : 3; unsigned int aw : 2; unsigned int dw : 2; unsigned int ewb : 2; unsigned int bw : 1; unsigned int mode : 1; unsigned int erc_en : 1; unsigned int dummy1 : 6; unsigned int size : 3; unsigned int log : 1; unsigned int en : 1; } reg_extmem_rw_csr0_cfg; #define REG_RD_ADDR_extmem_rw_csr0_cfg 8 #define REG_WR_ADDR_extmem_rw_csr0_cfg 8 /* Register rw_csr1_cfg, scope extmem, type rw */ typedef struct { unsigned int lw : 6; unsigned int ew : 3; unsigned int zw : 3; unsigned int aw : 2; unsigned int dw : 2; unsigned int ewb : 2; unsigned int bw : 1; unsigned int mode : 1; unsigned int erc_en : 1; unsigned int dummy1 : 6; unsigned int size : 3; unsigned int log : 1; unsigned int en : 1; } reg_extmem_rw_csr1_cfg; #define REG_RD_ADDR_extmem_rw_csr1_cfg 12 #define REG_WR_ADDR_extmem_rw_csr1_cfg 12 /* Register rw_csp0_cfg, scope extmem, type rw */ typedef struct { unsigned int lw : 6; unsigned int ew : 3; unsigned int zw : 3; unsigned int aw : 2; unsigned int dw : 2; unsigned int ewb : 2; unsigned int bw : 1; unsigned int mode : 1; unsigned int erc_en : 1; unsigned int dummy1 : 6; unsigned int size : 3; unsigned int log : 1; unsigned int en : 1; } reg_extmem_rw_csp0_cfg; #define REG_RD_ADDR_extmem_rw_csp0_cfg 16 #define REG_WR_ADDR_extmem_rw_csp0_cfg 16 /* Register rw_csp1_cfg, scope extmem, type rw */ typedef struct { unsigned int lw : 6; unsigned int ew : 3; unsigned int zw : 3; unsigned int aw : 2; unsigned int dw : 2; unsigned int ewb : 2; unsigned int bw : 1; unsigned int mode : 1; unsigned int erc_en : 1; unsigned int dummy1 : 6; unsigned int size : 3; unsigned int log : 1; unsigned int en : 1; } reg_extmem_rw_csp1_cfg; #define REG_RD_ADDR_extmem_rw_csp1_cfg 20 #define REG_WR_ADDR_extmem_rw_csp1_cfg 20 /* Register rw_csp2_cfg, scope extmem, type rw */ typedef struct { unsigned int lw : 6; unsigned int ew : 3; unsigned int zw : 3; unsigned int aw : 2; unsigned int dw : 2; unsigned int ewb : 2; unsigned int bw : 1; unsigned int mode : 1; unsigned int erc_en : 1; unsigned int dummy1 : 6; unsigned int size : 3; unsigned int log : 1; unsigned int en : 1; } reg_extmem_rw_csp2_cfg; #define REG_RD_ADDR_extmem_rw_csp2_cfg 24 #define REG_WR_ADDR_extmem_rw_csp2_cfg 24 /* Register rw_csp3_cfg, scope extmem, type rw */ typedef struct { unsigned int lw : 6; unsigned int ew : 3; unsigned int zw : 3; unsigned int aw : 2; unsigned int dw : 2; unsigned int ewb : 2; unsigned int bw : 1; unsigned int mode : 1; unsigned int erc_en : 1; unsigned int dummy1 : 6; unsigned int size : 3; unsigned int log : 1; unsigned int en : 1; } reg_extmem_rw_csp3_cfg; #define REG_RD_ADDR_extmem_rw_csp3_cfg 28 #define REG_WR_ADDR_extmem_rw_csp3_cfg 28 /* Register rw_csp4_cfg, scope extmem, type rw */ typedef struct { unsigned int lw : 6; unsigned int ew : 3; unsigned int zw : 3; unsigned int aw : 2; unsigned int dw : 2; unsigned int ewb : 2; unsigned int bw : 1; unsigned int mode : 1; unsigned int erc_en : 1; unsigned int dummy1 : 6; unsigned int size : 3; unsigned int log : 1; unsigned int en : 1; } reg_extmem_rw_csp4_cfg; #define REG_RD_ADDR_extmem_rw_csp4_cfg 32 #define REG_WR_ADDR_extmem_rw_csp4_cfg 32 /* Register rw_csp5_cfg, scope extmem, type rw */ typedef struct { unsigned int lw : 6; unsigned int ew : 3; unsigned int zw : 3; unsigned int aw : 2; unsigned int dw : 2; unsigned int ewb : 2; unsigned int bw : 1; unsigned int mode : 1; unsigned int erc_en : 1; unsigned int dummy1 : 6; unsigned int size : 3; unsigned int log : 1; unsigned int en : 1; } reg_extmem_rw_csp5_cfg; #define REG_RD_ADDR_extmem_rw_csp5_cfg 36 #define REG_WR_ADDR_extmem_rw_csp5_cfg 36 /* Register rw_csp6_cfg, scope extmem, type rw */ typedef struct { unsigned int lw : 6; unsigned int ew : 3; unsigned int zw : 3; unsigned int aw : 2; unsigned int dw : 2; unsigned int ewb : 2; unsigned int bw : 1; unsigned int mode : 1; unsigned int erc_en : 1; unsigned int dummy1 : 6; unsigned int size : 3; unsigned int log : 1; unsigned int en : 1; } reg_extmem_rw_csp6_cfg; #define REG_RD_ADDR_extmem_rw_csp6_cfg 40 #define REG_WR_ADDR_extmem_rw_csp6_cfg 40 /* Register rw_css_cfg, scope extmem, type rw */ typedef struct { unsigned int lw : 6; unsigned int ew : 3; unsigned int zw : 3; unsigned int aw : 2; unsigned int dw : 2; unsigned int ewb : 2; unsigned int bw : 1; unsigned int mode : 1; unsigned int erc_en : 1; unsigned int dummy1 : 6; unsigned int size : 3; unsigned int log : 1; unsigned int en : 1; } reg_extmem_rw_css_cfg; #define REG_RD_ADDR_extmem_rw_css_cfg 44 #define REG_WR_ADDR_extmem_rw_css_cfg 44 /* Register rw_status_handle, scope extmem, type rw */ typedef struct { unsigned int h : 32; } reg_extmem_rw_status_handle; #define REG_RD_ADDR_extmem_rw_status_handle 48 #define REG_WR_ADDR_extmem_rw_status_handle 48 /* Register rw_wait_pin, scope extmem, type rw */ typedef struct { unsigned int val : 16; unsigned int dummy1 : 15; unsigned int start : 1; } reg_extmem_rw_wait_pin; #define REG_RD_ADDR_extmem_rw_wait_pin 52 #define REG_WR_ADDR_extmem_rw_wait_pin 52 /* Register rw_gated_csp, scope extmem, type rw */ typedef struct { unsigned int dummy1 : 31; unsigned int en : 1; } reg_extmem_rw_gated_csp; #define REG_RD_ADDR_extmem_rw_gated_csp 56 #define REG_WR_ADDR_extmem_rw_gated_csp 56 /* Constants */ enum { regk_extmem_b16 = 0x00000001, regk_extmem_b32 = 0x00000000, regk_extmem_bwe = 0x00000000, regk_extmem_cwe = 0x00000001, regk_extmem_no = 0x00000000, regk_extmem_rw_cse0_cfg_default = 0x000006cf, regk_extmem_rw_cse1_cfg_default = 0x000006cf, regk_extmem_rw_csp0_cfg_default = 0x000006cf, regk_extmem_rw_csp1_cfg_default = 0x000006cf, regk_extmem_rw_csp2_cfg_default = 0x000006cf, regk_extmem_rw_csp3_cfg_default = 0x000006cf, regk_extmem_rw_csp4_cfg_default = 0x000006cf, regk_extmem_rw_csp5_cfg_default = 0x000006cf, regk_extmem_rw_csp6_cfg_default = 0x000006cf, regk_extmem_rw_csr0_cfg_default = 0x000006cf, regk_extmem_rw_csr1_cfg_default = 0x000006cf, regk_extmem_rw_css_cfg_default = 0x000006cf, regk_extmem_s128KB = 0x00000000, regk_extmem_s16MB = 0x00000005, regk_extmem_s1MB = 0x00000001, regk_extmem_s2MB = 0x00000002, regk_extmem_s32MB = 0x00000006, regk_extmem_s4MB = 0x00000003, regk_extmem_s64MB = 0x00000007, regk_extmem_s8MB = 0x00000004, regk_extmem_yes = 0x00000001 }; #endif /* __extmem_defs_h */ |