Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 | /* * Linux/PA-RISC Project (http://www.parisc-linux.org/) * * Floating-point emulation code * Copyright (C) 2001 Hewlett-Packard (Paul Bame) <bame@debian.org> * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; either version 2, or (at your option) * any later version. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program; if not, write to the Free Software * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA */ /* * BEGIN_DESC * * File: * @(#) pa/spmath/float.h $Revision: 1.1 $ * * Purpose: * <<please update with a synopis of the functionality provided by this file>> * * BE header: no * * Shipped: yes * /usr/conf/pa/spmath/float.h * * END_DESC */ #ifdef __NO_PA_HDRS PA header file -- do not include this header file for non-PA builds. #endif #include "fpbits.h" #include "hppa.h" /* * Want to pick up the FPU capability flags, not the PDC structures. * 'LOCORE' isn't really true in this case, but we don't want the C structures * so it suits our purposes */ #define LOCORE #include "fpu.h" /* * Declare the basic structures for the 3 different * floating-point precisions. * * Single number * +-------+-------+-------+-------+-------+-------+-------+-------+ * |s| exp | mantissa | * +-------+-------+-------+-------+-------+-------+-------+-------+ */ #define Sall(object) (object) #define Ssign(object) Bitfield_extract( 0, 1,object) #define Ssignedsign(object) Bitfield_signed_extract( 0, 1,object) #define Sexponent(object) Bitfield_extract( 1, 8,object) #define Smantissa(object) Bitfield_mask( 9, 23,object) #define Ssignaling(object) Bitfield_extract( 9, 1,object) #define Ssignalingnan(object) Bitfield_extract( 1, 9,object) #define Shigh2mantissa(object) Bitfield_extract( 9, 2,object) #define Sexponentmantissa(object) Bitfield_mask( 1, 31,object) #define Ssignexponent(object) Bitfield_extract( 0, 9,object) #define Shidden(object) Bitfield_extract( 8, 1,object) #define Shiddenoverflow(object) Bitfield_extract( 7, 1,object) #define Shiddenhigh7mantissa(object) Bitfield_extract( 8, 8,object) #define Shiddenhigh3mantissa(object) Bitfield_extract( 8, 4,object) #define Slow(object) Bitfield_mask( 31, 1,object) #define Slow4(object) Bitfield_mask( 28, 4,object) #define Slow31(object) Bitfield_mask( 1, 31,object) #define Shigh31(object) Bitfield_extract( 0, 31,object) #define Ssignedhigh31(object) Bitfield_signed_extract( 0, 31,object) #define Shigh4(object) Bitfield_extract( 0, 4,object) #define Sbit24(object) Bitfield_extract( 24, 1,object) #define Sbit28(object) Bitfield_extract( 28, 1,object) #define Sbit29(object) Bitfield_extract( 29, 1,object) #define Sbit30(object) Bitfield_extract( 30, 1,object) #define Sbit31(object) Bitfield_mask( 31, 1,object) #define Deposit_ssign(object,value) Bitfield_deposit(value,0,1,object) #define Deposit_sexponent(object,value) Bitfield_deposit(value,1,8,object) #define Deposit_smantissa(object,value) Bitfield_deposit(value,9,23,object) #define Deposit_shigh2mantissa(object,value) Bitfield_deposit(value,9,2,object) #define Deposit_sexponentmantissa(object,value) \ Bitfield_deposit(value,1,31,object) #define Deposit_ssignexponent(object,value) Bitfield_deposit(value,0,9,object) #define Deposit_slow(object,value) Bitfield_deposit(value,31,1,object) #define Deposit_shigh4(object,value) Bitfield_deposit(value,0,4,object) #define Is_ssign(object) Bitfield_mask( 0, 1,object) #define Is_ssignaling(object) Bitfield_mask( 9, 1,object) #define Is_shidden(object) Bitfield_mask( 8, 1,object) #define Is_shiddenoverflow(object) Bitfield_mask( 7, 1,object) #define Is_slow(object) Bitfield_mask( 31, 1,object) #define Is_sbit24(object) Bitfield_mask( 24, 1,object) #define Is_sbit28(object) Bitfield_mask( 28, 1,object) #define Is_sbit29(object) Bitfield_mask( 29, 1,object) #define Is_sbit30(object) Bitfield_mask( 30, 1,object) #define Is_sbit31(object) Bitfield_mask( 31, 1,object) /* * Double number. * +-------+-------+-------+-------+-------+-------+-------+-------+ * |s| exponent | mantissa part 1 | * +-------+-------+-------+-------+-------+-------+-------+-------+ * * +-------+-------+-------+-------+-------+-------+-------+-------+ * | mantissa part 2 | * +-------+-------+-------+-------+-------+-------+-------+-------+ */ #define Dallp1(object) (object) #define Dsign(object) Bitfield_extract( 0, 1,object) #define Dsignedsign(object) Bitfield_signed_extract( 0, 1,object) #define Dexponent(object) Bitfield_extract( 1, 11,object) #define Dmantissap1(object) Bitfield_mask( 12, 20,object) #define Dsignaling(object) Bitfield_extract( 12, 1,object) #define Dsignalingnan(object) Bitfield_extract( 1, 12,object) #define Dhigh2mantissa(object) Bitfield_extract( 12, 2,object) #define Dexponentmantissap1(object) Bitfield_mask( 1, 31,object) #define Dsignexponent(object) Bitfield_extract( 0, 12,object) #define Dhidden(object) Bitfield_extract( 11, 1,object) #define Dhiddenoverflow(object) Bitfield_extract( 10, 1,object) #define Dhiddenhigh7mantissa(object) Bitfield_extract( 11, 8,object) #define Dhiddenhigh3mantissa(object) Bitfield_extract( 11, 4,object) #define Dlowp1(object) Bitfield_mask( 31, 1,object) #define Dlow31p1(object) Bitfield_mask( 1, 31,object) #define Dhighp1(object) Bitfield_extract( 0, 1,object) #define Dhigh4p1(object) Bitfield_extract( 0, 4,object) #define Dhigh31p1(object) Bitfield_extract( 0, 31,object) #define Dsignedhigh31p1(object) Bitfield_signed_extract( 0, 31,object) #define Dbit3p1(object) Bitfield_extract( 3, 1,object) #define Deposit_dsign(object,value) Bitfield_deposit(value,0,1,object) #define Deposit_dexponent(object,value) Bitfield_deposit(value,1,11,object) #define Deposit_dmantissap1(object,value) Bitfield_deposit(value,12,20,object) #define Deposit_dhigh2mantissa(object,value) Bitfield_deposit(value,12,2,object) #define Deposit_dexponentmantissap1(object,value) \ Bitfield_deposit(value,1,31,object) #define Deposit_dsignexponent(object,value) Bitfield_deposit(value,0,12,object) #define Deposit_dlowp1(object,value) Bitfield_deposit(value,31,1,object) #define Deposit_dhigh4p1(object,value) Bitfield_deposit(value,0,4,object) #define Is_dsign(object) Bitfield_mask( 0, 1,object) #define Is_dsignaling(object) Bitfield_mask( 12, 1,object) #define Is_dhidden(object) Bitfield_mask( 11, 1,object) #define Is_dhiddenoverflow(object) Bitfield_mask( 10, 1,object) #define Is_dlowp1(object) Bitfield_mask( 31, 1,object) #define Is_dhighp1(object) Bitfield_mask( 0, 1,object) #define Is_dbit3p1(object) Bitfield_mask( 3, 1,object) #define Dallp2(object) (object) #define Dmantissap2(object) (object) #define Dlowp2(object) Bitfield_mask( 31, 1,object) #define Dlow4p2(object) Bitfield_mask( 28, 4,object) #define Dlow31p2(object) Bitfield_mask( 1, 31,object) #define Dhighp2(object) Bitfield_extract( 0, 1,object) #define Dhigh31p2(object) Bitfield_extract( 0, 31,object) #define Dbit2p2(object) Bitfield_extract( 2, 1,object) #define Dbit3p2(object) Bitfield_extract( 3, 1,object) #define Dbit21p2(object) Bitfield_extract( 21, 1,object) #define Dbit28p2(object) Bitfield_extract( 28, 1,object) #define Dbit29p2(object) Bitfield_extract( 29, 1,object) #define Dbit30p2(object) Bitfield_extract( 30, 1,object) #define Dbit31p2(object) Bitfield_mask( 31, 1,object) #define Deposit_dlowp2(object,value) Bitfield_deposit(value,31,1,object) #define Is_dlowp2(object) Bitfield_mask( 31, 1,object) #define Is_dhighp2(object) Bitfield_mask( 0, 1,object) #define Is_dbit2p2(object) Bitfield_mask( 2, 1,object) #define Is_dbit3p2(object) Bitfield_mask( 3, 1,object) #define Is_dbit21p2(object) Bitfield_mask( 21, 1,object) #define Is_dbit28p2(object) Bitfield_mask( 28, 1,object) #define Is_dbit29p2(object) Bitfield_mask( 29, 1,object) #define Is_dbit30p2(object) Bitfield_mask( 30, 1,object) #define Is_dbit31p2(object) Bitfield_mask( 31, 1,object) /* * Quad number. * +-------+-------+-------+-------+-------+-------+-------+-------+ * |s| exponent | mantissa part 1 | * +-------+-------+-------+-------+-------+-------+-------+-------+ * * +-------+-------+-------+-------+-------+-------+-------+-------+ * | mantissa part 2 | * +-------+-------+-------+-------+-------+-------+-------+-------+ * * +-------+-------+-------+-------+-------+-------+-------+-------+ * | mantissa part 3 | * +-------+-------+-------+-------+-------+-------+-------+-------+ * * +-------+-------+-------+-------+-------+-------+-------+-------+ * | mantissa part 4 | * +-------+-------+-------+-------+-------+-------+-------+-------+ */ typedef struct { union { struct { unsigned qallp1; } u_qallp1; /* Not needed for now... Bitfield_extract( 0, 1,u_qsign,qsign) Bitfield_signed_extract( 0, 1,u_qsignedsign,qsignedsign) Bitfield_extract( 1, 15,u_qexponent,qexponent) Bitfield_extract(16, 16,u_qmantissap1,qmantissap1) Bitfield_extract(16, 1,u_qsignaling,qsignaling) Bitfield_extract(1, 16,u_qsignalingnan,qsignalingnan) Bitfield_extract(16, 2,u_qhigh2mantissa,qhigh2mantissa) Bitfield_extract( 1, 31,u_qexponentmantissap1,qexponentmantissap1) Bitfield_extract( 0, 16,u_qsignexponent,qsignexponent) Bitfield_extract(15, 1,u_qhidden,qhidden) Bitfield_extract(14, 1,u_qhiddenoverflow,qhiddenoverflow) Bitfield_extract(15, 8,u_qhiddenhigh7mantissa,qhiddenhigh7mantissa) Bitfield_extract(15, 4,u_qhiddenhigh3mantissa,qhiddenhigh3mantissa) Bitfield_extract(31, 1,u_qlowp1,qlowp1) Bitfield_extract( 1, 31,u_qlow31p1,qlow31p1) Bitfield_extract( 0, 1,u_qhighp1,qhighp1) Bitfield_extract( 0, 4,u_qhigh4p1,qhigh4p1) Bitfield_extract( 0, 31,u_qhigh31p1,qhigh31p1) */ } quad_u1; union { struct { unsigned qallp2; } u_qallp2; /* Not needed for now... Bitfield_extract(31, 1,u_qlowp2,qlowp2) Bitfield_extract( 1, 31,u_qlow31p2,qlow31p2) Bitfield_extract( 0, 1,u_qhighp2,qhighp2) Bitfield_extract( 0, 31,u_qhigh31p2,qhigh31p2) */ } quad_u2; union { struct { unsigned qallp3; } u_qallp3; /* Not needed for now... Bitfield_extract(31, 1,u_qlowp3,qlowp3) Bitfield_extract( 1, 31,u_qlow31p3,qlow31p3) Bitfield_extract( 0, 1,u_qhighp3,qhighp3) Bitfield_extract( 0, 31,u_qhigh31p3,qhigh31p3) */ } quad_u3; union { struct { unsigned qallp4; } u_qallp4; /* Not need for now... Bitfield_extract(31, 1,u_qlowp4,qlowp4) Bitfield_extract( 1, 31,u_qlow31p4,qlow31p4) Bitfield_extract( 0, 1,u_qhighp4,qhighp4) Bitfield_extract( 0, 31,u_qhigh31p4,qhigh31p4) */ } quad_u4; } quad_floating_point; /* Extension - An additional structure to hold the guard, round and * sticky bits during computations. */ #define Extall(object) (object) #define Extsign(object) Bitfield_extract( 0, 1,object) #define Exthigh31(object) Bitfield_extract( 0, 31,object) #define Extlow31(object) Bitfield_extract( 1, 31,object) #define Extlow(object) Bitfield_extract( 31, 1,object) /* * Single extended - The upper word is just like single precision, * but one additional word of mantissa is needed. */ #define Sextallp1(object) (object) #define Sextallp2(object) (object) #define Sextlowp1(object) Bitfield_extract( 31, 1,object) #define Sexthighp2(object) Bitfield_extract( 0, 1,object) #define Sextlow31p2(object) Bitfield_extract( 1, 31,object) #define Sexthiddenoverflow(object) Bitfield_extract( 4, 1,object) #define Is_sexthiddenoverflow(object) Bitfield_mask( 4, 1,object) /* * Double extended - The upper two words are just like double precision, * but two additional words of mantissa are needed. */ #define Dextallp1(object) (object) #define Dextallp2(object) (object) #define Dextallp3(object) (object) #define Dextallp4(object) (object) #define Dextlowp2(object) Bitfield_extract( 31, 1,object) #define Dexthighp3(object) Bitfield_extract( 0, 1,object) #define Dextlow31p3(object) Bitfield_extract( 1, 31,object) #define Dexthiddenoverflow(object) Bitfield_extract( 10, 1,object) #define Is_dexthiddenoverflow(object) Bitfield_mask( 10, 1,object) #define Deposit_dextlowp4(object,value) Bitfield_deposit(value,31,1,object) /* * Declare the basic structures for the 3 different * fixed-point precisions. * * Single number * +-------+-------+-------+-------+-------+-------+-------+-------+ * |s| integer | * +-------+-------+-------+-------+-------+-------+-------+-------+ */ typedef int sgl_integer; /* * Double number. * +-------+-------+-------+-------+-------+-------+-------+-------+ * |s| high integer | * +-------+-------+-------+-------+-------+-------+-------+-------+ * * +-------+-------+-------+-------+-------+-------+-------+-------+ * | low integer | * +-------+-------+-------+-------+-------+-------+-------+-------+ */ struct dint { int wd0; unsigned int wd1; }; struct dblwd { unsigned int wd0; unsigned int wd1; }; /* * Quad number. * +-------+-------+-------+-------+-------+-------+-------+-------+ * |s| integer part1 | * +-------+-------+-------+-------+-------+-------+-------+-------+ * * +-------+-------+-------+-------+-------+-------+-------+-------+ * | integer part 2 | * +-------+-------+-------+-------+-------+-------+-------+-------+ * * +-------+-------+-------+-------+-------+-------+-------+-------+ * | integer part 3 | * +-------+-------+-------+-------+-------+-------+-------+-------+ * * +-------+-------+-------+-------+-------+-------+-------+-------+ * | integer part 4 | * +-------+-------+-------+-------+-------+-------+-------+-------+ */ struct quadwd { int wd0; unsigned int wd1; unsigned int wd2; unsigned int wd3; }; typedef struct quadwd quad_integer; /* useful typedefs */ typedef unsigned int sgl_floating_point; typedef struct dblwd dbl_floating_point; typedef struct dint dbl_integer; typedef struct dblwd dbl_unsigned; /* * Define the different precisions' parameters. */ #define SGL_BITLENGTH 32 #define SGL_EMAX 127 #define SGL_EMIN (-126) #define SGL_BIAS 127 #define SGL_WRAP 192 #define SGL_INFINITY_EXPONENT (SGL_EMAX+SGL_BIAS+1) #define SGL_THRESHOLD 32 #define SGL_EXP_LENGTH 8 #define SGL_P 24 #define DBL_BITLENGTH 64 #define DBL_EMAX 1023 #define DBL_EMIN (-1022) #define DBL_BIAS 1023 #define DBL_WRAP 1536 #define DBL_INFINITY_EXPONENT (DBL_EMAX+DBL_BIAS+1) #define DBL_THRESHOLD 64 #define DBL_EXP_LENGTH 11 #define DBL_P 53 #define QUAD_BITLENGTH 128 #define QUAD_EMAX 16383 #define QUAD_EMIN (-16382) #define QUAD_BIAS 16383 #define QUAD_WRAP 24576 #define QUAD_INFINITY_EXPONENT (QUAD_EMAX+QUAD_BIAS+1) #define QUAD_P 113 /* Boolean Values etc. */ #define FALSE 0 #define TRUE (!FALSE) #define NOT ! #define XOR ^ /* other constants */ #undef NULL #define NULL 0 #define NIL 0 #define SGL 0 #define DBL 1 #define BADFMT 2 #define QUAD 3 /* Types */ typedef int boolean; typedef int FORMAT; typedef int VOID; /* Declare status register equivalent to FPUs architecture. * * 0 1 2 3 4 5 6 7 8 910 1 2 3 4 5 6 7 8 920 1 2 3 4 5 6 7 8 930 1 * +-------+-------+-------+-------+-------+-------+-------+-------+ * |V|Z|O|U|I|C| rsv | model | version |RM |rsv|T|r|V|Z|O|U|I| * +-------+-------+-------+-------+-------+-------+-------+-------+ */ #define Cbit(object) Bitfield_extract( 5, 1,object) #define Tbit(object) Bitfield_extract( 25, 1,object) #define Roundingmode(object) Bitfield_extract( 21, 2,object) #define Invalidtrap(object) Bitfield_extract( 27, 1,object) #define Divisionbyzerotrap(object) Bitfield_extract( 28, 1,object) #define Overflowtrap(object) Bitfield_extract( 29, 1,object) #define Underflowtrap(object) Bitfield_extract( 30, 1,object) #define Inexacttrap(object) Bitfield_extract( 31, 1,object) #define Invalidflag(object) Bitfield_extract( 0, 1,object) #define Divisionbyzeroflag(object) Bitfield_extract( 1, 1,object) #define Overflowflag(object) Bitfield_extract( 2, 1,object) #define Underflowflag(object) Bitfield_extract( 3, 1,object) #define Inexactflag(object) Bitfield_extract( 4, 1,object) #define Allflags(object) Bitfield_extract( 0, 5,object) /* Definitions relevant to the status register */ /* Rounding Modes */ #define ROUNDNEAREST 0 #define ROUNDZERO 1 #define ROUNDPLUS 2 #define ROUNDMINUS 3 /* Exceptions */ #define NOEXCEPTION 0x0 #define INVALIDEXCEPTION 0x20 #define DIVISIONBYZEROEXCEPTION 0x10 #define OVERFLOWEXCEPTION 0x08 #define UNDERFLOWEXCEPTION 0x04 #define INEXACTEXCEPTION 0x02 #define UNIMPLEMENTEDEXCEPTION 0x01 /* New exceptions for the 2E Opcode */ #define OPC_2E_INVALIDEXCEPTION 0x30 #define OPC_2E_OVERFLOWEXCEPTION 0x18 #define OPC_2E_UNDERFLOWEXCEPTION 0x0c #define OPC_2E_INEXACTEXCEPTION 0x12 /* Declare exception registers equivalent to FPUs architecture * * 0 1 2 3 4 5 6 7 8 910 1 2 3 4 5 6 7 8 920 1 2 3 4 5 6 7 8 930 1 * +-------+-------+-------+-------+-------+-------+-------+-------+ * |excepttype | r1 | r2/ext | operation |parm |n| t/cond | * +-------+-------+-------+-------+-------+-------+-------+-------+ */ #define Allexception(object) (object) #define Exceptiontype(object) Bitfield_extract( 0, 6,object) #define Instructionfield(object) Bitfield_mask( 6,26,object) #define Parmfield(object) Bitfield_extract( 23, 3,object) #define Rabit(object) Bitfield_extract( 24, 1,object) #define Ibit(object) Bitfield_extract( 25, 1,object) #define Set_exceptiontype(object,value) Bitfield_deposit(value, 0, 6,object) #define Set_parmfield(object,value) Bitfield_deposit(value, 23, 3,object) #define Set_exceptiontype_and_instr_field(exception,instruction,object) \ object = exception << 26 | instruction /* Declare the condition field * * 0 1 2 3 4 5 6 7 8 910 1 2 3 4 5 6 7 8 920 1 2 3 4 5 6 7 8 930 1 * +-------+-------+-------+-------+-------+-------+-------+-------+ * | |G|L|E|U|X| * +-------+-------+-------+-------+-------+-------+-------+-------+ */ #define Allexception(object) (object) #define Greaterthanbit(object) Bitfield_extract( 27, 1,object) #define Lessthanbit(object) Bitfield_extract( 28, 1,object) #define Equalbit(object) Bitfield_extract( 29, 1,object) #define Unorderedbit(object) Bitfield_extract( 30, 1,object) #define Exceptionbit(object) Bitfield_extract( 31, 1,object) /* An alias name for the status register */ #define Fpustatus_register (*status) /************************************************** * Status register referencing and manipulation. * **************************************************/ /* Rounding mode */ #define Rounding_mode() Roundingmode(Fpustatus_register) #define Is_rounding_mode(rmode) \ (Roundingmode(Fpustatus_register) == rmode) #define Set_rounding_mode(value) \ Bitfield_deposit(value,21,2,Fpustatus_register) /* Boolean testing of the trap enable bits */ #define Is_invalidtrap_enabled() Invalidtrap(Fpustatus_register) #define Is_divisionbyzerotrap_enabled() Divisionbyzerotrap(Fpustatus_register) #define Is_overflowtrap_enabled() Overflowtrap(Fpustatus_register) #define Is_underflowtrap_enabled() Underflowtrap(Fpustatus_register) #define Is_inexacttrap_enabled() Inexacttrap(Fpustatus_register) /* Set the indicated flags in the status register */ #define Set_invalidflag() Bitfield_deposit(1,0,1,Fpustatus_register) #define Set_divisionbyzeroflag() Bitfield_deposit(1,1,1,Fpustatus_register) #define Set_overflowflag() Bitfield_deposit(1,2,1,Fpustatus_register) #define Set_underflowflag() Bitfield_deposit(1,3,1,Fpustatus_register) #define Set_inexactflag() Bitfield_deposit(1,4,1,Fpustatus_register) #define Clear_all_flags() Bitfield_deposit(0,0,5,Fpustatus_register) /* Manipulate the trap and condition code bits (tbit and cbit) */ #define Set_tbit() Bitfield_deposit(1,25,1,Fpustatus_register) #define Clear_tbit() Bitfield_deposit(0,25,1,Fpustatus_register) #define Is_tbit_set() Tbit(Fpustatus_register) #define Is_cbit_set() Cbit(Fpustatus_register) #define Set_status_cbit(value) \ Bitfield_deposit(value,5,1,Fpustatus_register) /******************************* * Condition field referencing * *******************************/ #define Unordered(cond) Unorderedbit(cond) #define Equal(cond) Equalbit(cond) #define Lessthan(cond) Lessthanbit(cond) #define Greaterthan(cond) Greaterthanbit(cond) #define Exception(cond) Exceptionbit(cond) /* Defines for the extension */ #define Ext_isone_sign(extent) (Extsign(extent)) #define Ext_isnotzero(extent) \ (Extall(extent)) #define Ext_isnotzero_lower(extent) \ (Extlow31(extent)) #define Ext_leftshiftby1(extent) \ Extall(extent) <<= 1 #define Ext_negate(extent) \ (int )Extall(extent) = 0 - (int )Extall(extent) #define Ext_setone_low(extent) Bitfield_deposit(1,31,1,extent) #define Ext_setzero(extent) Extall(extent) = 0 typedef int operation; /* error messages */ #define NONE 0 #define UNDEFFPINST 1 /* Function definitions: opcode, opclass */ #define FTEST (1<<2) | 0 #define FCPY (2<<2) | 0 #define FABS (3<<2) | 0 #define FSQRT (4<<2) | 0 #define FRND (5<<2) | 0 #define FCNVFF (0<<2) | 1 #define FCNVXF (1<<2) | 1 #define FCNVFX (2<<2) | 1 #define FCNVFXT (3<<2) | 1 #define FCMP (0<<2) | 2 #define FADD (0<<2) | 3 #define FSUB (1<<2) | 3 #define FMPY (2<<2) | 3 #define FDIV (3<<2) | 3 #define FREM (4<<2) | 3 |