Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 | /* arch/arm/mach-lh7a40x/clocks.c * * Copyright (C) 2004 Marc Singer * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * version 2 as published by the Free Software Foundation. * */ #include <linux/cpufreq.h> #include <asm/hardware.h> #include <asm/arch/clocks.h> #include <linux/err.h> struct module; struct icst525_params; struct clk { struct list_head node; unsigned long rate; struct module *owner; const char *name; // void *data; // const struct icst525_params *params; // void (*setvco)(struct clk *, struct icst525_vco vco); }; int clk_register(struct clk *clk); void clk_unregister(struct clk *clk); /* ----- */ #define MAINDIV1(c) (((c) >> 7) & 0x0f) #define MAINDIV2(c) (((c) >> 11) & 0x1f) #define PS(c) (((c) >> 18) & 0x03) #define PREDIV(c) (((c) >> 2) & 0x1f) #define HCLKDIV(c) (((c) >> 0) & 0x02) #define PCLKDIV(c) (((c) >> 16) & 0x03) unsigned int cpufreq_get (unsigned int cpu) /* in kHz */ { return fclkfreq_get ()/1000; } EXPORT_SYMBOL(cpufreq_get); unsigned int fclkfreq_get (void) { unsigned int clkset = CSC_CLKSET; unsigned int gclk = XTAL_IN / (1 << PS(clkset)) * (MAINDIV1(clkset) + 2) / (PREDIV(clkset) + 2) * (MAINDIV2(clkset) + 2) ; return gclk; } unsigned int hclkfreq_get (void) { unsigned int clkset = CSC_CLKSET; unsigned int hclk = fclkfreq_get () / (HCLKDIV(clkset) + 1); return hclk; } unsigned int pclkfreq_get (void) { unsigned int clkset = CSC_CLKSET; int pclkdiv = PCLKDIV(clkset); unsigned int pclk; if (pclkdiv == 0x3) pclkdiv = 0x2; pclk = hclkfreq_get () / (1 << pclkdiv); return pclk; } /* ----- */ static LIST_HEAD(clocks); static DECLARE_MUTEX(clocks_sem); struct clk *clk_get (struct device *dev, const char *id) { struct clk *p; struct clk *clk = ERR_PTR(-ENOENT); down (&clocks_sem); list_for_each_entry (p, &clocks, node) { if (strcmp (id, p->name) == 0 && try_module_get(p->owner)) { clk = p; break; } } up (&clocks_sem); return clk; } EXPORT_SYMBOL(clk_get); void clk_put (struct clk *clk) { module_put(clk->owner); } EXPORT_SYMBOL(clk_put); int clk_enable (struct clk *clk) { return 0; } EXPORT_SYMBOL(clk_enable); void clk_disable (struct clk *clk) { } EXPORT_SYMBOL(clk_disable); int clk_use (struct clk *clk) { return 0; } EXPORT_SYMBOL(clk_use); void clk_unuse (struct clk *clk) { } EXPORT_SYMBOL(clk_unuse); unsigned long clk_get_rate (struct clk *clk) { return clk->rate; } EXPORT_SYMBOL(clk_get_rate); long clk_round_rate (struct clk *clk, unsigned long rate) { return rate; } EXPORT_SYMBOL(clk_round_rate); int clk_set_rate (struct clk *clk, unsigned long rate) { int ret = -EIO; return ret; } EXPORT_SYMBOL(clk_set_rate); #if 0 /* * These are fixed clocks. */ static struct clk kmi_clk = { .name = "KMIREFCLK", .rate = 24000000, }; static struct clk uart_clk = { .name = "UARTCLK", .rate = 24000000, }; static struct clk mmci_clk = { .name = "MCLK", .rate = 33000000, }; #endif static struct clk clcd_clk = { .name = "CLCDCLK", .rate = 0, }; int clk_register (struct clk *clk) { down (&clocks_sem); list_add (&clk->node, &clocks); up (&clocks_sem); return 0; } EXPORT_SYMBOL(clk_register); void clk_unregister (struct clk *clk) { down (&clocks_sem); list_del (&clk->node); up (&clocks_sem); } EXPORT_SYMBOL(clk_unregister); static int __init clk_init (void) { clk_register(&clcd_clk); return 0; } arch_initcall(clk_init); |