Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 | /* * Device Tree Souce for Buffalo KuroboxHD * * Choose CONFIG_LINKSTATION to build a kernel for KuroboxHD, or use * the default configuration linkstation_defconfig. * * Based on sandpoint.dts * * 2006 (c) G. Liakhovetski <g.liakhovetski@gmx.de> * * This file is licensed under * the terms of the GNU General Public License version 2. This program * is licensed "as is" without any warranty of any kind, whether express * or implied. XXXX add flash parts, rtc, ?? */ / { model = "KuroboxHD"; compatible = "linkstation"; #address-cells = <1>; #size-cells = <1>; cpus { #address-cells = <1>; #size-cells = <0>; PowerPC,603e { /* Really 8241 */ device_type = "cpu"; reg = <0>; clock-frequency = <bebc200>; /* Fixed by bootloader */ timebase-frequency = <1743000>; /* Fixed by bootloader */ bus-frequency = <0>; /* Fixed by bootloader */ /* Following required by dtc but not used */ i-cache-size = <4000>; d-cache-size = <4000>; }; }; memory { device_type = "memory"; reg = <00000000 04000000>; }; soc10x { /* AFAICT need to make soc for 8245's uarts to be defined */ #address-cells = <1>; #size-cells = <1>; device_type = "soc"; compatible = "mpc10x"; store-gathering = <0>; /* 0 == off, !0 == on */ reg = <80000000 00100000>; ranges = <80000000 80000000 70000000 /* pci mem space */ fc000000 fc000000 00100000 /* EUMB */ fe000000 fe000000 00c00000 /* pci i/o space */ fec00000 fec00000 00300000 /* pci cfg regs */ fef00000 fef00000 00100000>; /* pci iack */ i2c@80003000 { #address-cells = <1>; #size-cells = <0>; device_type = "i2c"; compatible = "fsl-i2c"; reg = <80003000 1000>; interrupts = <5 2>; interrupt-parent = <&mpic>; rtc@32 { device_type = "rtc"; compatible = "ricoh,rs5c372a"; reg = <32>; }; }; serial@80004500 { device_type = "serial"; compatible = "ns16550"; reg = <80004500 8>; clock-frequency = <5d08d88>; current-speed = <2580>; interrupts = <9 0>; interrupt-parent = <&mpic>; }; serial@80004600 { device_type = "serial"; compatible = "ns16550"; reg = <80004600 8>; clock-frequency = <5d08d88>; current-speed = <e100>; interrupts = <a 0>; interrupt-parent = <&mpic>; }; mpic: interrupt-controller@80040000 { #interrupt-cells = <2>; #address-cells = <0>; device_type = "open-pic"; compatible = "chrp,open-pic"; interrupt-controller; reg = <80040000 40000>; }; pci@fec00000 { #address-cells = <3>; #size-cells = <2>; #interrupt-cells = <1>; device_type = "pci"; compatible = "mpc10x-pci"; reg = <fec00000 400000>; ranges = <01000000 0 0 fe000000 0 00c00000 02000000 0 80000000 80000000 0 70000000>; bus-range = <0 ff>; clock-frequency = <7f28155>; interrupt-parent = <&mpic>; interrupt-map-mask = <f800 0 0 7>; interrupt-map = < /* IDSEL 11 - IRQ0 ETH */ 5800 0 0 1 &mpic 0 1 5800 0 0 2 &mpic 1 1 5800 0 0 3 &mpic 2 1 5800 0 0 4 &mpic 3 1 /* IDSEL 12 - IRQ1 IDE0 */ 6000 0 0 1 &mpic 1 1 6000 0 0 2 &mpic 2 1 6000 0 0 3 &mpic 3 1 6000 0 0 4 &mpic 0 1 /* IDSEL 14 - IRQ3 USB2.0 */ 7000 0 0 1 &mpic 3 1 7000 0 0 2 &mpic 3 1 7000 0 0 3 &mpic 3 1 7000 0 0 4 &mpic 3 1 >; }; }; }; |