Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 | #ifndef _M68KNOMMU_BITOPS_H #define _M68KNOMMU_BITOPS_H /* * Copyright 1992, Linus Torvalds. */ #include <linux/compiler.h> #include <asm/byteorder.h> /* swab32 */ #ifdef __KERNEL__ #include <asm-generic/bitops/ffs.h> #include <asm-generic/bitops/__ffs.h> #include <asm-generic/bitops/sched.h> #include <asm-generic/bitops/ffz.h> static __inline__ void set_bit(int nr, volatile unsigned long * addr) { #ifdef CONFIG_COLDFIRE __asm__ __volatile__ ("lea %0,%%a0; bset %1,(%%a0)" : "+m" (((volatile char *)addr)[(nr^31) >> 3]) : "d" (nr) : "%a0", "cc"); #else __asm__ __volatile__ ("bset %1,%0" : "+m" (((volatile char *)addr)[(nr^31) >> 3]) : "di" (nr) : "cc"); #endif } #define __set_bit(nr, addr) set_bit(nr, addr) /* * clear_bit() doesn't provide any barrier for the compiler. */ #define smp_mb__before_clear_bit() barrier() #define smp_mb__after_clear_bit() barrier() static __inline__ void clear_bit(int nr, volatile unsigned long * addr) { #ifdef CONFIG_COLDFIRE __asm__ __volatile__ ("lea %0,%%a0; bclr %1,(%%a0)" : "+m" (((volatile char *)addr)[(nr^31) >> 3]) : "d" (nr) : "%a0", "cc"); #else __asm__ __volatile__ ("bclr %1,%0" : "+m" (((volatile char *)addr)[(nr^31) >> 3]) : "di" (nr) : "cc"); #endif } #define __clear_bit(nr, addr) clear_bit(nr, addr) static __inline__ void change_bit(int nr, volatile unsigned long * addr) { #ifdef CONFIG_COLDFIRE __asm__ __volatile__ ("lea %0,%%a0; bchg %1,(%%a0)" : "+m" (((volatile char *)addr)[(nr^31) >> 3]) : "d" (nr) : "%a0", "cc"); #else __asm__ __volatile__ ("bchg %1,%0" : "+m" (((volatile char *)addr)[(nr^31) >> 3]) : "di" (nr) : "cc"); #endif } #define __change_bit(nr, addr) change_bit(nr, addr) static __inline__ int test_and_set_bit(int nr, volatile unsigned long * addr) { char retval; #ifdef CONFIG_COLDFIRE __asm__ __volatile__ ("lea %1,%%a0; bset %2,(%%a0); sne %0" : "=d" (retval), "+m" (((volatile char *)addr)[(nr^31) >> 3]) : "d" (nr) : "%a0"); #else __asm__ __volatile__ ("bset %2,%1; sne %0" : "=d" (retval), "+m" (((volatile char *)addr)[(nr^31) >> 3]) : "di" (nr) /* No clobber */); #endif return retval; } #define __test_and_set_bit(nr, addr) test_and_set_bit(nr, addr) static __inline__ int test_and_clear_bit(int nr, volatile unsigned long * addr) { char retval; #ifdef CONFIG_COLDFIRE __asm__ __volatile__ ("lea %1,%%a0; bclr %2,(%%a0); sne %0" : "=d" (retval), "+m" (((volatile char *)addr)[(nr^31) >> 3]) : "d" (nr) : "%a0"); #else __asm__ __volatile__ ("bclr %2,%1; sne %0" : "=d" (retval), "+m" (((volatile char *)addr)[(nr^31) >> 3]) : "di" (nr) /* No clobber */); #endif return retval; } #define __test_and_clear_bit(nr, addr) test_and_clear_bit(nr, addr) static __inline__ int test_and_change_bit(int nr, volatile unsigned long * addr) { char retval; #ifdef CONFIG_COLDFIRE __asm__ __volatile__ ("lea %1,%%a0\n\tbchg %2,(%%a0)\n\tsne %0" : "=d" (retval), "+m" (((volatile char *)addr)[(nr^31) >> 3]) : "d" (nr) : "%a0"); #else __asm__ __volatile__ ("bchg %2,%1; sne %0" : "=d" (retval), "+m" (((volatile char *)addr)[(nr^31) >> 3]) : "di" (nr) /* No clobber */); #endif return retval; } #define __test_and_change_bit(nr, addr) test_and_change_bit(nr, addr) /* * This routine doesn't need to be atomic. */ static __inline__ int __constant_test_bit(int nr, const volatile unsigned long * addr) { return ((1UL << (nr & 31)) & (((const volatile unsigned int *) addr)[nr >> 5])) != 0; } static __inline__ int __test_bit(int nr, const volatile unsigned long * addr) { int * a = (int *) addr; int mask; a += nr >> 5; mask = 1 << (nr & 0x1f); return ((mask & *a) != 0); } #define test_bit(nr,addr) \ (__builtin_constant_p(nr) ? \ __constant_test_bit((nr),(addr)) : \ __test_bit((nr),(addr))) #include <asm-generic/bitops/find.h> #include <asm-generic/bitops/hweight.h> static __inline__ int ext2_set_bit(int nr, volatile void * addr) { char retval; #ifdef CONFIG_COLDFIRE __asm__ __volatile__ ("lea %1,%%a0; bset %2,(%%a0); sne %0" : "=d" (retval), "+m" (((volatile char *)addr)[nr >> 3]) : "d" (nr) : "%a0"); #else __asm__ __volatile__ ("bset %2,%1; sne %0" : "=d" (retval), "+m" (((volatile char *)addr)[nr >> 3]) : "di" (nr) /* No clobber */); #endif return retval; } static __inline__ int ext2_clear_bit(int nr, volatile void * addr) { char retval; #ifdef CONFIG_COLDFIRE __asm__ __volatile__ ("lea %1,%%a0; bclr %2,(%%a0); sne %0" : "=d" (retval), "+m" (((volatile char *)addr)[nr >> 3]) : "d" (nr) : "%a0"); #else __asm__ __volatile__ ("bclr %2,%1; sne %0" : "=d" (retval), "+m" (((volatile char *)addr)[nr >> 3]) : "di" (nr) /* No clobber */); #endif return retval; } #define ext2_set_bit_atomic(lock, nr, addr) \ ({ \ int ret; \ spin_lock(lock); \ ret = ext2_set_bit((nr), (addr)); \ spin_unlock(lock); \ ret; \ }) #define ext2_clear_bit_atomic(lock, nr, addr) \ ({ \ int ret; \ spin_lock(lock); \ ret = ext2_clear_bit((nr), (addr)); \ spin_unlock(lock); \ ret; \ }) static __inline__ int ext2_test_bit(int nr, const volatile void * addr) { char retval; #ifdef CONFIG_COLDFIRE __asm__ __volatile__ ("lea %1,%%a0; btst %2,(%%a0); sne %0" : "=d" (retval) : "m" (((const volatile char *)addr)[nr >> 3]), "d" (nr) : "%a0"); #else __asm__ __volatile__ ("btst %2,%1; sne %0" : "=d" (retval) : "m" (((const volatile char *)addr)[nr >> 3]), "di" (nr) /* No clobber */); #endif return retval; } #define ext2_find_first_zero_bit(addr, size) \ ext2_find_next_zero_bit((addr), (size), 0) static __inline__ unsigned long ext2_find_next_zero_bit(void *addr, unsigned long size, unsigned long offset) { unsigned long *p = ((unsigned long *) addr) + (offset >> 5); unsigned long result = offset & ~31UL; unsigned long tmp; if (offset >= size) return size; size -= result; offset &= 31UL; if(offset) { /* We hold the little endian value in tmp, but then the * shift is illegal. So we could keep a big endian value * in tmp, like this: * * tmp = __swab32(*(p++)); * tmp |= ~0UL >> (32-offset); * * but this would decrease preformance, so we change the * shift: */ tmp = *(p++); tmp |= __swab32(~0UL >> (32-offset)); if(size < 32) goto found_first; if(~tmp) goto found_middle; size -= 32; result += 32; } while(size & ~31UL) { if(~(tmp = *(p++))) goto found_middle; result += 32; size -= 32; } if(!size) return result; tmp = *p; found_first: /* tmp is little endian, so we would have to swab the shift, * see above. But then we have to swab tmp below for ffz, so * we might as well do this here. */ return result + ffz(__swab32(tmp) | (~0UL << size)); found_middle: return result + ffz(__swab32(tmp)); } #include <asm-generic/bitops/minix.h> #endif /* __KERNEL__ */ #include <asm-generic/bitops/fls.h> #include <asm-generic/bitops/fls64.h> #endif /* _M68KNOMMU_BITOPS_H */ |