Loading...
#ifndef __ASM_CPU_SH3_DMA_H #define __ASM_CPU_SH3_DMA_H #define SH_DMAC_BASE 0xa4000020 #endif /* __ASM_CPU_SH3_DMA_H */ |
#ifndef __ASM_CPU_SH3_DMA_H #define __ASM_CPU_SH3_DMA_H #define SH_DMAC_BASE 0xa4000020 #endif /* __ASM_CPU_SH3_DMA_H */ |