Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 | /* w83781d.c - Part of lm_sensors, Linux kernel modules for hardware monitoring Copyright (c) 1998 - 2001 Frodo Looijaard <frodol@dds.nl>, Philip Edelbrock <phil@netroedge.com>, and Mark Studebaker <mdsxyz123@yahoo.com> This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */ /* Supports following chips: Chip #vin #fanin #pwm #temp wchipid vendid i2c ISA as99127f 7 3 1? 3 0x30 0x12c3 yes no asb100 "bach" (type_name = as99127f) 0x30 0x0694 yes no w83781d 7 3 0 3 0x10 0x5ca3 yes yes w83627hf 9 3 2 3 0x20 0x5ca3 yes yes(LPC) w83627thf 9 3 2 3 0x90 0x5ca3 no yes(LPC) w83782d 9 3 2-4 3 0x30 0x5ca3 yes yes w83783s 5-6 3 2 1-2 0x40 0x5ca3 yes no w83697hf 8 2 2 2 0x60 0x5ca3 no yes(LPC) */ #include <linux/module.h> #include <linux/init.h> #include <linux/slab.h> #include <linux/i2c.h> #include <linux/i2c-sensor.h> #include <linux/i2c-vid.h> #include <asm/io.h> /* RT Table support #defined so we can take it out if it gets bothersome */ #define W83781D_RT 1 /* Addresses to scan */ static unsigned short normal_i2c[] = { I2C_CLIENT_END }; static unsigned short normal_i2c_range[] = { 0x20, 0x2f, I2C_CLIENT_END }; static unsigned int normal_isa[] = { 0x0290, I2C_CLIENT_ISA_END }; static unsigned int normal_isa_range[] = { I2C_CLIENT_ISA_END }; /* Insmod parameters */ SENSORS_INSMOD_6(w83781d, w83782d, w83783s, w83627hf, as99127f, w83697hf); I2C_CLIENT_MODULE_PARM(force_subclients, "List of subclient addresses: " "{bus, clientaddr, subclientaddr1, subclientaddr2}"); static int init = 1; MODULE_PARM(init, "i"); MODULE_PARM_DESC(init, "Set to zero to bypass chip initialization"); /* Constants specified below */ /* Length of ISA address segment */ #define W83781D_EXTENT 8 /* Where are the ISA address/data registers relative to the base address */ #define W83781D_ADDR_REG_OFFSET 5 #define W83781D_DATA_REG_OFFSET 6 /* The W83781D registers */ /* The W83782D registers for nr=7,8 are in bank 5 */ #define W83781D_REG_IN_MAX(nr) ((nr < 7) ? (0x2b + (nr) * 2) : \ (0x554 + (((nr) - 7) * 2))) #define W83781D_REG_IN_MIN(nr) ((nr < 7) ? (0x2c + (nr) * 2) : \ (0x555 + (((nr) - 7) * 2))) #define W83781D_REG_IN(nr) ((nr < 7) ? (0x20 + (nr)) : \ (0x550 + (nr) - 7)) #define W83781D_REG_FAN_MIN(nr) (0x3a + (nr)) #define W83781D_REG_FAN(nr) (0x27 + (nr)) #define W83781D_REG_BANK 0x4E #define W83781D_REG_TEMP2_CONFIG 0x152 #define W83781D_REG_TEMP3_CONFIG 0x252 #define W83781D_REG_TEMP(nr) ((nr == 3) ? (0x0250) : \ ((nr == 2) ? (0x0150) : \ (0x27))) #define W83781D_REG_TEMP_HYST(nr) ((nr == 3) ? (0x253) : \ ((nr == 2) ? (0x153) : \ (0x3A))) #define W83781D_REG_TEMP_OVER(nr) ((nr == 3) ? (0x255) : \ ((nr == 2) ? (0x155) : \ (0x39))) #define W83781D_REG_CONFIG 0x40 #define W83781D_REG_ALARM1 0x41 #define W83781D_REG_ALARM2 0x42 #define W83781D_REG_ALARM3 0x450 /* not on W83781D */ #define W83781D_REG_IRQ 0x4C #define W83781D_REG_BEEP_CONFIG 0x4D #define W83781D_REG_BEEP_INTS1 0x56 #define W83781D_REG_BEEP_INTS2 0x57 #define W83781D_REG_BEEP_INTS3 0x453 /* not on W83781D */ #define W83781D_REG_VID_FANDIV 0x47 #define W83781D_REG_CHIPID 0x49 #define W83781D_REG_WCHIPID 0x58 #define W83781D_REG_CHIPMAN 0x4F #define W83781D_REG_PIN 0x4B /* 782D/783S only */ #define W83781D_REG_VBAT 0x5D /* PWM 782D (1-4) and 783S (1-2) only */ #define W83781D_REG_PWM1 0x5B /* 782d and 783s/627hf datasheets disagree */ /* on which is which; */ #define W83781D_REG_PWM2 0x5A /* We follow the 782d convention here, */ /* However 782d is probably wrong. */ #define W83781D_REG_PWM3 0x5E #define W83781D_REG_PWM4 0x5F #define W83781D_REG_PWMCLK12 0x5C #define W83781D_REG_PWMCLK34 0x45C static const u8 regpwm[] = { W83781D_REG_PWM1, W83781D_REG_PWM2, W83781D_REG_PWM3, W83781D_REG_PWM4 }; #define W83781D_REG_PWM(nr) (regpwm[(nr) - 1]) #define W83781D_REG_I2C_ADDR 0x48 #define W83781D_REG_I2C_SUBADDR 0x4A /* The following are undocumented in the data sheets however we received the information in an email from Winbond tech support */ /* Sensor selection - not on 781d */ #define W83781D_REG_SCFG1 0x5D static const u8 BIT_SCFG1[] = { 0x02, 0x04, 0x08 }; #define W83781D_REG_SCFG2 0x59 static const u8 BIT_SCFG2[] = { 0x10, 0x20, 0x40 }; #define W83781D_DEFAULT_BETA 3435 /* RT Table registers */ #define W83781D_REG_RT_IDX 0x50 #define W83781D_REG_RT_VAL 0x51 /* Conversions. Rounding and limit checking is only done on the TO_REG variants. Note that you should be a bit careful with which arguments these macros are called: arguments may be evaluated more than once. Fixing this is just not worth it. */ #define IN_TO_REG(val) (SENSORS_LIMIT((((val) * 10 + 8)/16),0,255)) #define IN_FROM_REG(val) (((val) * 16) / 10) static inline u8 FAN_TO_REG(long rpm, int div) { if (rpm == 0) return 255; rpm = SENSORS_LIMIT(rpm, 1, 1000000); return SENSORS_LIMIT((1350000 + rpm * div / 2) / (rpm * div), 1, 254); } #define FAN_FROM_REG(val,div) ((val) == 0 ? -1 : \ ((val) == 255 ? 0 : \ 1350000 / ((val) * (div)))) #define TEMP_TO_REG(val) (SENSORS_LIMIT(((val / 10) < 0 ? (((val / 10) - 5) / 10) : \ ((val / 10) + 5) / 10), 0, 255)) #define TEMP_FROM_REG(val) ((((val ) > 0x80 ? (val) - 0x100 : (val)) * 10) * 10) #define TEMP_ADD_TO_REG(val) (SENSORS_LIMIT(((((val / 10) + 2) / 5) << 7),\ 0, 0xffff)) #define TEMP_ADD_FROM_REG(val) ((((val) >> 7) * 5) * 10) #define AS99127_TEMP_ADD_TO_REG(val) (SENSORS_LIMIT((((((val / 10) + 2)*4)/10) \ << 7), 0, 0xffff)) #define AS99127_TEMP_ADD_FROM_REG(val) (((((val) >> 7) * 10) / 4) * 10) #define ALARMS_FROM_REG(val) (val) #define PWM_FROM_REG(val) (val) #define PWM_TO_REG(val) (SENSORS_LIMIT((val),0,255)) #define BEEP_MASK_FROM_REG(val) (val) #define BEEP_MASK_TO_REG(val) ((val) & 0xffffff) #define BEEP_ENABLE_TO_REG(val) ((val) ? 1 : 0) #define BEEP_ENABLE_FROM_REG(val) ((val) ? 1 : 0) #define DIV_FROM_REG(val) (1 << (val)) static inline u8 DIV_TO_REG(long val, enum chips type) { int i; val = SENSORS_LIMIT(val, 1, ((type == w83781d || type == as99127f) ? 8 : 128)) >> 1; for (i = 0; i < 6; i++) { if (val == 0) break; val >>= 1; } return ((u8) i); } /* Initial limits */ #define W83781D_INIT_IN_0 (vid == 3500 ? 280 : vid / 10) #define W83781D_INIT_IN_1 (vid == 3500 ? 280 : vid / 10) #define W83781D_INIT_IN_2 330 #define W83781D_INIT_IN_3 (((500) * 100) / 168) #define W83781D_INIT_IN_4 (((1200) * 10) / 38) #define W83781D_INIT_IN_5 (((-1200) * -604) / 2100) #define W83781D_INIT_IN_6 (((-500) * -604) / 909) #define W83781D_INIT_IN_7 (((500) * 100) / 168) #define W83781D_INIT_IN_8 300 /* Initial limits for 782d/783s negative voltages */ /* Note level shift. Change min/max below if you change these. */ #define W83782D_INIT_IN_5 ((((-1200) + 1491) * 100)/514) #define W83782D_INIT_IN_6 ((( (-500) + 771) * 100)/314) #define W83781D_INIT_IN_PERCENTAGE 10 #define W83781D_INIT_IN_MIN(val) (val - val * W83781D_INIT_IN_PERCENTAGE / 100) #define W83781D_INIT_IN_MAX(val) (val + val * W83781D_INIT_IN_PERCENTAGE / 100) #define W83781D_INIT_IN_MIN_0 W83781D_INIT_IN_MIN(W83781D_INIT_IN_0) #define W83781D_INIT_IN_MAX_0 W83781D_INIT_IN_MAX(W83781D_INIT_IN_0) #define W83781D_INIT_IN_MIN_1 W83781D_INIT_IN_MIN(W83781D_INIT_IN_1) #define W83781D_INIT_IN_MAX_1 W83781D_INIT_IN_MAX(W83781D_INIT_IN_1) #define W83781D_INIT_IN_MIN_2 W83781D_INIT_IN_MIN(W83781D_INIT_IN_2) #define W83781D_INIT_IN_MAX_2 W83781D_INIT_IN_MAX(W83781D_INIT_IN_2) #define W83781D_INIT_IN_MIN_3 W83781D_INIT_IN_MIN(W83781D_INIT_IN_3) #define W83781D_INIT_IN_MAX_3 W83781D_INIT_IN_MAX(W83781D_INIT_IN_3) #define W83781D_INIT_IN_MIN_4 W83781D_INIT_IN_MIN(W83781D_INIT_IN_4) #define W83781D_INIT_IN_MAX_4 W83781D_INIT_IN_MAX(W83781D_INIT_IN_4) #define W83781D_INIT_IN_MIN_5 W83781D_INIT_IN_MIN(W83781D_INIT_IN_5) #define W83781D_INIT_IN_MAX_5 W83781D_INIT_IN_MAX(W83781D_INIT_IN_5) #define W83781D_INIT_IN_MIN_6 W83781D_INIT_IN_MIN(W83781D_INIT_IN_6) #define W83781D_INIT_IN_MAX_6 W83781D_INIT_IN_MAX(W83781D_INIT_IN_6) #define W83781D_INIT_IN_MIN_7 W83781D_INIT_IN_MIN(W83781D_INIT_IN_7) #define W83781D_INIT_IN_MAX_7 W83781D_INIT_IN_MAX(W83781D_INIT_IN_7) #define W83781D_INIT_IN_MIN_8 W83781D_INIT_IN_MIN(W83781D_INIT_IN_8) #define W83781D_INIT_IN_MAX_8 W83781D_INIT_IN_MAX(W83781D_INIT_IN_8) /* Initial limits for 782d/783s negative voltages */ /* These aren't direct multiples because of level shift */ /* Beware going negative - check */ #define W83782D_INIT_IN_MIN_5_TMP \ (((-1200 * (100 + W83781D_INIT_IN_PERCENTAGE)) + (1491 * 100))/514) #define W83782D_INIT_IN_MIN_5 \ ((W83782D_INIT_IN_MIN_5_TMP > 0) ? W83782D_INIT_IN_MIN_5_TMP : 0) #define W83782D_INIT_IN_MAX_5 \ (((-1200 * (100 - W83781D_INIT_IN_PERCENTAGE)) + (1491 * 100))/514) #define W83782D_INIT_IN_MIN_6_TMP \ ((( -500 * (100 + W83781D_INIT_IN_PERCENTAGE)) + (771 * 100))/314) #define W83782D_INIT_IN_MIN_6 \ ((W83782D_INIT_IN_MIN_6_TMP > 0) ? W83782D_INIT_IN_MIN_6_TMP : 0) #define W83782D_INIT_IN_MAX_6 \ ((( -500 * (100 - W83781D_INIT_IN_PERCENTAGE)) + (771 * 100))/314) #define W83781D_INIT_FAN_MIN_1 3000 #define W83781D_INIT_FAN_MIN_2 3000 #define W83781D_INIT_FAN_MIN_3 3000 /* temp = value / 100 */ #define W83781D_INIT_TEMP_OVER 6000 #define W83781D_INIT_TEMP_HYST 12700 /* must be 127 for ALARM to work */ #define W83781D_INIT_TEMP2_OVER 6000 #define W83781D_INIT_TEMP2_HYST 5000 #define W83781D_INIT_TEMP3_OVER 6000 #define W83781D_INIT_TEMP3_HYST 5000 /* There are some complications in a module like this. First off, W83781D chips may be both present on the SMBus and the ISA bus, and we have to handle those cases separately at some places. Second, there might be several W83781D chips available (well, actually, that is probably never done; but it is a clean illustration of how to handle a case like that). Finally, a specific chip may be attached to *both* ISA and SMBus, and we would not like to detect it double. Fortunately, in the case of the W83781D at least, a register tells us what SMBus address we are on, so that helps a bit - except if there could be more than one SMBus. Groan. No solution for this yet. */ /* This module may seem overly long and complicated. In fact, it is not so bad. Quite a lot of bookkeeping is done. A real driver can often cut some corners. */ /* For each registered W83781D, we need to keep some data in memory. That data is pointed to by w83781d_list[NR]->data. The structure itself is dynamically allocated, at the same time when a new w83781d client is allocated. */ struct w83781d_data { struct semaphore lock; enum chips type; struct semaphore update_lock; char valid; /* !=0 if following fields are valid */ unsigned long last_updated; /* In jiffies */ struct i2c_client *lm75[2]; /* for secondary I2C addresses */ /* array of 2 pointers to subclients */ u8 in[9]; /* Register value - 8 & 9 for 782D only */ u8 in_max[9]; /* Register value - 8 & 9 for 782D only */ u8 in_min[9]; /* Register value - 8 & 9 for 782D only */ u8 fan[3]; /* Register value */ u8 fan_min[3]; /* Register value */ u8 temp; u8 temp_min; /* Register value */ u8 temp_max; /* Register value */ u16 temp_add[2]; /* Register value */ u16 temp_max_add[2]; /* Register value */ u16 temp_min_add[2]; /* Register value */ u8 fan_div[3]; /* Register encoding, shifted right */ u8 vid; /* Register encoding, combined */ u32 alarms; /* Register encoding, combined */ u32 beep_mask; /* Register encoding, combined */ u8 beep_enable; /* Boolean */ u8 pwm[4]; /* Register value */ u8 pwmenable[4]; /* Boolean */ u16 sens[3]; /* 782D/783S only. 1 = pentium diode; 2 = 3904 diode; 3000-5000 = thermistor beta. Default = 3435. Other Betas unimplemented */ #ifdef W83781D_RT u8 rt[3][32]; /* Register value */ #endif u8 vrm; }; static int w83781d_attach_adapter(struct i2c_adapter *adapter); static int w83781d_detect(struct i2c_adapter *adapter, int address, int kind); static int w83781d_detach_client(struct i2c_client *client); static int w83781d_read_value(struct i2c_client *client, u16 register); static int w83781d_write_value(struct i2c_client *client, u16 register, u16 value); static void w83781d_update_client(struct i2c_client *client); static void w83781d_init_client(struct i2c_client *client); static inline u16 swap_bytes(u16 val) { return (val >> 8) | (val << 8); } static struct i2c_driver w83781d_driver = { .owner = THIS_MODULE, .name = "w83781d", .id = I2C_DRIVERID_W83781D, .flags = I2C_DF_NOTIFY, .attach_adapter = w83781d_attach_adapter, .detach_client = w83781d_detach_client, }; /* following are the sysfs callback functions */ #define show_in_reg(reg) \ static ssize_t show_##reg (struct device *dev, char *buf, int nr) \ { \ struct i2c_client *client = to_i2c_client(dev); \ struct w83781d_data *data = i2c_get_clientdata(client); \ \ w83781d_update_client(client); \ \ return sprintf(buf,"%ld\n", (long)IN_FROM_REG(data->reg[nr] * 10)); \ } show_in_reg(in); show_in_reg(in_min); show_in_reg(in_max); #define store_in_reg(REG, reg) \ static ssize_t store_in_##reg (struct device *dev, const char *buf, size_t count, int nr) \ { \ struct i2c_client *client = to_i2c_client(dev); \ struct w83781d_data *data = i2c_get_clientdata(client); \ u32 val; \ \ val = simple_strtoul(buf, NULL, 10); \ data->in_##reg[nr] = (IN_TO_REG(val) / 10); \ w83781d_write_value(client, W83781D_REG_IN_##REG(nr), data->in_##reg[nr]); \ \ return count; \ } store_in_reg(MIN, min); store_in_reg(MAX, max); #define sysfs_in_offset(offset) \ static ssize_t \ show_regs_in_##offset (struct device *dev, char *buf) \ { \ return show_in(dev, buf, 0x##offset); \ } \ static DEVICE_ATTR(in_input##offset, S_IRUGO, show_regs_in_##offset, NULL) #define sysfs_in_reg_offset(reg, offset) \ static ssize_t show_regs_in_##reg##offset (struct device *dev, char *buf) \ { \ return show_in_##reg (dev, buf, 0x##offset); \ } \ static ssize_t store_regs_in_##reg##offset (struct device *dev, const char *buf, size_t count) \ { \ return store_in_##reg (dev, buf, count, 0x##offset); \ } \ static DEVICE_ATTR(in_##reg##offset, S_IRUGO| S_IWUSR, show_regs_in_##reg##offset, store_regs_in_##reg##offset) #define sysfs_in_offsets(offset) \ sysfs_in_offset(offset); \ sysfs_in_reg_offset(min, offset); \ sysfs_in_reg_offset(max, offset); sysfs_in_offsets(0); sysfs_in_offsets(1); sysfs_in_offsets(2); sysfs_in_offsets(3); sysfs_in_offsets(4); sysfs_in_offsets(5); sysfs_in_offsets(6); sysfs_in_offsets(7); sysfs_in_offsets(8); #define device_create_file_in(client, offset) \ device_create_file(&client->dev, &dev_attr_in_input##offset); \ device_create_file(&client->dev, &dev_attr_in_min##offset); \ device_create_file(&client->dev, &dev_attr_in_max##offset); #define show_fan_reg(reg) \ static ssize_t show_##reg (struct device *dev, char *buf, int nr) \ { \ struct i2c_client *client = to_i2c_client(dev); \ struct w83781d_data *data = i2c_get_clientdata(client); \ \ w83781d_update_client(client); \ \ return sprintf(buf,"%ld\n", \ FAN_FROM_REG(data->reg[nr-1], (long)DIV_FROM_REG(data->fan_div[nr-1]))); \ } show_fan_reg(fan); show_fan_reg(fan_min); static ssize_t store_fan_min(struct device *dev, const char *buf, size_t count, int nr) { struct i2c_client *client = to_i2c_client(dev); struct w83781d_data *data = i2c_get_clientdata(client); u32 val; val = simple_strtoul(buf, NULL, 10); data->fan_min[nr - 1] = FAN_TO_REG(val, DIV_FROM_REG(data->fan_div[nr - 1])); w83781d_write_value(client, W83781D_REG_FAN_MIN(nr), data->fan_min[nr - 1]); return count; } #define sysfs_fan_offset(offset) \ static ssize_t show_regs_fan_##offset (struct device *dev, char *buf) \ { \ return show_fan(dev, buf, 0x##offset); \ } \ static DEVICE_ATTR(fan_input##offset, S_IRUGO, show_regs_fan_##offset, NULL) #define sysfs_fan_min_offset(offset) \ static ssize_t show_regs_fan_min##offset (struct device *dev, char *buf) \ { \ return show_fan_min(dev, buf, 0x##offset); \ } \ static ssize_t store_regs_fan_min##offset (struct device *dev, const char *buf, size_t count) \ { \ return store_fan_min(dev, buf, count, 0x##offset); \ } \ static DEVICE_ATTR(fan_min##offset, S_IRUGO | S_IWUSR, show_regs_fan_min##offset, store_regs_fan_min##offset) sysfs_fan_offset(1); sysfs_fan_min_offset(1); sysfs_fan_offset(2); sysfs_fan_min_offset(2); sysfs_fan_offset(3); sysfs_fan_min_offset(3); #define device_create_file_fan(client, offset) \ device_create_file(&client->dev, &dev_attr_fan_input##offset); \ device_create_file(&client->dev, &dev_attr_fan_min##offset); \ #define show_temp_reg(reg) \ static ssize_t show_##reg (struct device *dev, char *buf, int nr) \ { \ struct i2c_client *client = to_i2c_client(dev); \ struct w83781d_data *data = i2c_get_clientdata(client); \ \ w83781d_update_client(client); \ \ if (nr >= 2) { /* TEMP2 and TEMP3 */ \ if (data->type == as99127f) { \ return sprintf(buf,"%ld\n", \ (long)AS99127_TEMP_ADD_FROM_REG(data->reg##_add[nr-2])); \ } else { \ return sprintf(buf,"%ld\n", \ (long)TEMP_ADD_FROM_REG(data->reg##_add[nr-2])); \ } \ } else { /* TEMP1 */ \ return sprintf(buf,"%ld\n", (long)TEMP_FROM_REG(data->reg)); \ } \ } show_temp_reg(temp); show_temp_reg(temp_min); show_temp_reg(temp_max); #define store_temp_reg(REG, reg) \ static ssize_t store_temp_##reg (struct device *dev, const char *buf, size_t count, int nr) \ { \ struct i2c_client *client = to_i2c_client(dev); \ struct w83781d_data *data = i2c_get_clientdata(client); \ u32 val; \ \ val = simple_strtoul(buf, NULL, 10); \ \ if (nr >= 2) { /* TEMP2 and TEMP3 */ \ if (data->type == as99127f) \ data->temp_##reg##_add[nr-2] = AS99127_TEMP_ADD_TO_REG(val); \ else \ data->temp_##reg##_add[nr-2] = TEMP_ADD_TO_REG(val); \ \ w83781d_write_value(client, W83781D_REG_TEMP_##REG(nr), \ data->temp_##reg##_add[nr-2]); \ } else { /* TEMP1 */ \ data->temp_##reg = TEMP_TO_REG(val); \ w83781d_write_value(client, W83781D_REG_TEMP_##REG(nr), \ data->temp_##reg); \ } \ \ return count; \ } store_temp_reg(OVER, min); store_temp_reg(HYST, max); #define sysfs_temp_offset(offset) \ static ssize_t \ show_regs_temp_##offset (struct device *dev, char *buf) \ { \ return show_temp(dev, buf, 0x##offset); \ } \ static DEVICE_ATTR(temp_input##offset, S_IRUGO, show_regs_temp_##offset, NULL) #define sysfs_temp_reg_offset(reg, offset) \ static ssize_t show_regs_temp_##reg##offset (struct device *dev, char *buf) \ { \ return show_temp_##reg (dev, buf, 0x##offset); \ } \ static ssize_t store_regs_temp_##reg##offset (struct device *dev, const char *buf, size_t count) \ { \ return store_temp_##reg (dev, buf, count, 0x##offset); \ } \ static DEVICE_ATTR(temp_##reg##offset, S_IRUGO| S_IWUSR, show_regs_temp_##reg##offset, store_regs_temp_##reg##offset) #define sysfs_temp_offsets(offset) \ sysfs_temp_offset(offset); \ sysfs_temp_reg_offset(min, offset); \ sysfs_temp_reg_offset(max, offset); sysfs_temp_offsets(1); sysfs_temp_offsets(2); sysfs_temp_offsets(3); #define device_create_file_temp(client, offset) \ device_create_file(&client->dev, &dev_attr_temp_input##offset); \ device_create_file(&client->dev, &dev_attr_temp_max##offset); \ device_create_file(&client->dev, &dev_attr_temp_min##offset); static ssize_t show_vid_reg(struct device *dev, char *buf) { struct i2c_client *client = to_i2c_client(dev); struct w83781d_data *data = i2c_get_clientdata(client); w83781d_update_client(client); return sprintf(buf, "%ld\n", (long) vid_from_reg(data->vid, data->vrm)); } static DEVICE_ATTR(vid, S_IRUGO, show_vid_reg, NULL) #define device_create_file_vid(client) \ device_create_file(&client->dev, &dev_attr_vid); static ssize_t show_vrm_reg(struct device *dev, char *buf) { struct i2c_client *client = to_i2c_client(dev); struct w83781d_data *data = i2c_get_clientdata(client); w83781d_update_client(client); return sprintf(buf, "%ld\n", (long) data->vrm); } static ssize_t store_vrm_reg(struct device *dev, const char *buf, size_t count) { struct i2c_client *client = to_i2c_client(dev); struct w83781d_data *data = i2c_get_clientdata(client); u32 val; val = simple_strtoul(buf, NULL, 10); data->vrm = val; return count; } static DEVICE_ATTR(vrm, S_IRUGO | S_IWUSR, show_vrm_reg, store_vrm_reg) #define device_create_file_vrm(client) \ device_create_file(&client->dev, &dev_attr_vrm); static ssize_t show_alarms_reg(struct device *dev, char *buf) { struct i2c_client *client = to_i2c_client(dev); struct w83781d_data *data = i2c_get_clientdata(client); w83781d_update_client(client); return sprintf(buf, "%ld\n", (long) ALARMS_FROM_REG(data->alarms)); } static DEVICE_ATTR(alarms, S_IRUGO, show_alarms_reg, NULL) #define device_create_file_alarms(client) \ device_create_file(&client->dev, &dev_attr_alarms); #define show_beep_reg(REG, reg) \ static ssize_t show_beep_##reg (struct device *dev, char *buf) \ { \ struct i2c_client *client = to_i2c_client(dev); \ struct w83781d_data *data = i2c_get_clientdata(client); \ \ w83781d_update_client(client); \ \ return sprintf(buf,"%ld\n", (long)BEEP_##REG##_FROM_REG(data->beep_##reg)); \ } show_beep_reg(ENABLE, enable); show_beep_reg(MASK, mask); #define BEEP_ENABLE 0 /* Store beep_enable */ #define BEEP_MASK 1 /* Store beep_mask */ static ssize_t store_beep_reg(struct device *dev, const char *buf, size_t count, int update_mask) { struct i2c_client *client = to_i2c_client(dev); struct w83781d_data *data = i2c_get_clientdata(client); u32 val, val2; val = simple_strtoul(buf, NULL, 10); if (update_mask == BEEP_MASK) { /* We are storing beep_mask */ data->beep_mask = BEEP_MASK_TO_REG(val); w83781d_write_value(client, W83781D_REG_BEEP_INTS1, data->beep_mask & 0xff); if ((data->type != w83781d) && (data->type != as99127f)) { w83781d_write_value(client, W83781D_REG_BEEP_INTS3, ((data->beep_mask) >> 16) & 0xff); } val2 = (data->beep_mask >> 8) & 0x7f; } else { /* We are storing beep_enable */ val2 = w83781d_read_value(client, W83781D_REG_BEEP_INTS2) & 0x7f; data->beep_enable = BEEP_ENABLE_TO_REG(val); } w83781d_write_value(client, W83781D_REG_BEEP_INTS2, val2 | data->beep_enable << 7); return count; } #define sysfs_beep(REG, reg) \ static ssize_t show_regs_beep_##reg (struct device *dev, char *buf) \ { \ return show_beep_##reg(dev, buf); \ } \ static ssize_t store_regs_beep_##reg (struct device *dev, const char *buf, size_t count) \ { \ return store_beep_reg(dev, buf, count, BEEP_##REG); \ } \ static DEVICE_ATTR(beep_##reg, S_IRUGO | S_IWUSR, show_regs_beep_##reg, store_regs_beep_##reg) sysfs_beep(ENABLE, enable); sysfs_beep(MASK, mask); #define device_create_file_beep(client) \ device_create_file(&client->dev, &dev_attr_beep_enable); \ device_create_file(&client->dev, &dev_attr_beep_mask); /* w83697hf only has two fans */ static ssize_t show_fan_div_reg(struct device *dev, char *buf, int nr) { struct i2c_client *client = to_i2c_client(dev); struct w83781d_data *data = i2c_get_clientdata(client); w83781d_update_client(client); return sprintf(buf, "%ld\n", (long) DIV_FROM_REG(data->fan_div[nr - 1])); } /* w83697hf only has two fans */ static ssize_t store_fan_div_reg(struct device *dev, const char *buf, size_t count, int nr) { struct i2c_client *client = to_i2c_client(dev); struct w83781d_data *data = i2c_get_clientdata(client); u32 val, old, old2, old3 = 0; val = simple_strtoul(buf, NULL, 10); old = w83781d_read_value(client, W83781D_REG_VID_FANDIV); data->fan_div[nr - 1] = DIV_TO_REG(val, data->type); /* w83781d and as99127f don't have extended divisor bits */ if ((data->type != w83781d) && data->type != as99127f) { old3 = w83781d_read_value(client, W83781D_REG_VBAT); } if (nr >= 3 && data->type != w83697hf) { old2 = w83781d_read_value(client, W83781D_REG_PIN); old2 = (old2 & 0x3f) | ((data->fan_div[2] & 0x03) << 6); w83781d_write_value(client, W83781D_REG_PIN, old2); if ((data->type != w83781d) && (data->type != as99127f)) { old3 = (old3 & 0x7f) | ((data->fan_div[2] & 0x04) << 5); } } if (nr >= 2) { old = (old & 0x3f) | ((data->fan_div[1] & 0x03) << 6); if ((data->type != w83781d) && (data->type != as99127f)) { old3 = (old3 & 0xbf) | ((data->fan_div[1] & 0x04) << 4); } } if (nr >= 1) { old = (old & 0xcf) | ((data->fan_div[0] & 0x03) << 4); w83781d_write_value(client, W83781D_REG_VID_FANDIV, old); if ((data->type != w83781d) && (data->type != as99127f)) { old3 = (old3 & 0xdf) | ((data->fan_div[0] & 0x04) << 3); w83781d_write_value(client, W83781D_REG_VBAT, old3); } } return count; } #define sysfs_fan_div(offset) \ static ssize_t show_regs_fan_div_##offset (struct device *dev, char *buf) \ { \ return show_fan_div_reg(dev, buf, offset); \ } \ static ssize_t store_regs_fan_div_##offset (struct device *dev, const char *buf, size_t count) \ { \ return store_fan_div_reg(dev, buf, count, offset); \ } \ static DEVICE_ATTR(fan_div##offset, S_IRUGO | S_IWUSR, show_regs_fan_div_##offset, store_regs_fan_div_##offset) sysfs_fan_div(1); sysfs_fan_div(2); sysfs_fan_div(3); #define device_create_file_fan_div(client, offset) \ device_create_file(&client->dev, &dev_attr_fan_div##offset); \ /* w83697hf only has two fans */ static ssize_t show_pwm_reg(struct device *dev, char *buf, int nr) { struct i2c_client *client = to_i2c_client(dev); struct w83781d_data *data = i2c_get_clientdata(client); w83781d_update_client(client); return sprintf(buf, "%ld\n", (long) PWM_FROM_REG(data->pwm[nr - 1])); } /* w83697hf only has two fans */ static ssize_t show_pwmenable_reg(struct device *dev, char *buf, int nr) { struct i2c_client *client = to_i2c_client(dev); struct w83781d_data *data = i2c_get_clientdata(client); w83781d_update_client(client); return sprintf(buf, "%ld\n", (long) data->pwmenable[nr - 1]); } static ssize_t store_pwm_reg(struct device *dev, const char *buf, size_t count, int nr) { struct i2c_client *client = to_i2c_client(dev); struct w83781d_data *data = i2c_get_clientdata(client); u32 val; val = simple_strtoul(buf, NULL, 10); data->pwm[nr - 1] = PWM_TO_REG(val); w83781d_write_value(client, W83781D_REG_PWM(nr), data->pwm[nr - 1]); return count; } static ssize_t store_pwmenable_reg(struct device *dev, const char *buf, size_t count, int nr) { struct i2c_client *client = to_i2c_client(dev); struct w83781d_data *data = i2c_get_clientdata(client); u32 val, j, k; val = simple_strtoul(buf, NULL, 10); /* only PWM2 can be enabled/disabled */ if (nr == 2) { j = w83781d_read_value(client, W83781D_REG_PWMCLK12); k = w83781d_read_value(client, W83781D_REG_BEEP_CONFIG); if (val > 0) { if (!(j & 0x08)) w83781d_write_value(client, W83781D_REG_PWMCLK12, j | 0x08); if (k & 0x10) w83781d_write_value(client, W83781D_REG_BEEP_CONFIG, k & 0xef); data->pwmenable[1] = 1; } else { if (j & 0x08) w83781d_write_value(client, W83781D_REG_PWMCLK12, j & 0xf7); if (!(k & 0x10)) w83781d_write_value(client, W83781D_REG_BEEP_CONFIG, j | 0x10); data->pwmenable[1] = 0; } } return count; } #define sysfs_pwm(offset) \ static ssize_t show_regs_pwm_##offset (struct device *dev, char *buf) \ { \ return show_pwm_reg(dev, buf, offset); \ } \ static ssize_t store_regs_pwm_##offset (struct device *dev, const char *buf, size_t count) \ { \ return store_pwm_reg(dev, buf, count, offset); \ } \ static DEVICE_ATTR(pwm##offset, S_IRUGO | S_IWUSR, show_regs_pwm_##offset, store_regs_pwm_##offset) #define sysfs_pwmenable(offset) \ static ssize_t show_regs_pwmenable_##offset (struct device *dev, char *buf) \ { \ return show_pwmenable_reg(dev, buf, offset); \ } \ static ssize_t store_regs_pwmenable_##offset (struct device *dev, const char *buf, size_t count) \ { \ return store_pwmenable_reg(dev, buf, count, offset); \ } \ static DEVICE_ATTR(pwm_enable##offset, S_IRUGO | S_IWUSR, show_regs_pwmenable_##offset, store_regs_pwmenable_##offset) sysfs_pwm(1); sysfs_pwm(2); sysfs_pwmenable(2); /* only PWM2 can be enabled/disabled */ sysfs_pwm(3); sysfs_pwm(4); #define device_create_file_pwm(client, offset) \ device_create_file(&client->dev, &dev_attr_pwm##offset); \ #define device_create_file_pwmenable(client, offset) \ device_create_file(&client->dev, &dev_attr_pwm_enable##offset); \ static ssize_t show_sensor_reg(struct device *dev, char *buf, int nr) { struct i2c_client *client = to_i2c_client(dev); struct w83781d_data *data = i2c_get_clientdata(client); w83781d_update_client(client); return sprintf(buf, "%ld\n", (long) data->sens[nr - 1]); } static ssize_t store_sensor_reg(struct device *dev, const char *buf, size_t count, int nr) { struct i2c_client *client = to_i2c_client(dev); struct w83781d_data *data = i2c_get_clientdata(client); u32 val, tmp; val = simple_strtoul(buf, NULL, 10); switch (val) { case 1: /* PII/Celeron diode */ tmp = w83781d_read_value(client, W83781D_REG_SCFG1); w83781d_write_value(client, W83781D_REG_SCFG1, tmp | BIT_SCFG1[nr - 1]); tmp = w83781d_read_value(client, W83781D_REG_SCFG2); w83781d_write_value(client, W83781D_REG_SCFG2, tmp | BIT_SCFG2[nr - 1]); data->sens[nr - 1] = val; break; case 2: /* 3904 */ tmp = w83781d_read_value(client, W83781D_REG_SCFG1); w83781d_write_value(client, W83781D_REG_SCFG1, tmp | BIT_SCFG1[nr - 1]); tmp = w83781d_read_value(client, W83781D_REG_SCFG2); w83781d_write_value(client, W83781D_REG_SCFG2, tmp & ~BIT_SCFG2[nr - 1]); data->sens[nr - 1] = val; break; case W83781D_DEFAULT_BETA: /* thermistor */ tmp = w83781d_read_value(client, W83781D_REG_SCFG1); w83781d_write_value(client, W83781D_REG_SCFG1, tmp & ~BIT_SCFG1[nr - 1]); data->sens[nr - 1] = val; break; default: dev_err(&client->dev, "Invalid sensor type %ld; must be 1, 2, or %d\n", (long) val, W83781D_DEFAULT_BETA); break; } return count; } #define sysfs_sensor(offset) \ static ssize_t show_regs_sensor_##offset (struct device *dev, char *buf) \ { \ return show_sensor_reg(dev, buf, offset); \ } \ static ssize_t store_regs_sensor_##offset (struct device *dev, const char *buf, size_t count) \ { \ return store_sensor_reg(dev, buf, count, offset); \ } \ static DEVICE_ATTR(sensor##offset, S_IRUGO | S_IWUSR, show_regs_sensor_##offset, store_regs_sensor_##offset) sysfs_sensor(1); sysfs_sensor(2); sysfs_sensor(3); #define device_create_file_sensor(client, offset) \ device_create_file(&client->dev, &dev_attr_sensor##offset); \ #ifdef W83781D_RT static ssize_t show_rt_reg(struct device *dev, char *buf, int nr) { struct i2c_client *client = to_i2c_client(dev); struct w83781d_data *data = i2c_get_clientdata(client); int i, j = 0; w83781d_update_client(client); for (i = 0; i < 32; i++) { if (i > 0) j += sprintf(buf, " %ld", (long) data->rt[nr - 1][i]); else j += sprintf(buf, "%ld", (long) data->rt[nr - 1][i]); } j += sprintf(buf, "\n"); return j; } static ssize_t store_rt_reg(struct device *dev, const char *buf, size_t count, int nr) { struct i2c_client *client = to_i2c_client(dev); struct w83781d_data *data = i2c_get_clientdata(client); u32 val, i; for (i = 0; i < count; i++) { val = simple_strtoul(buf + count, NULL, 10); /* fixme: no bounds checking 0-255 */ data->rt[nr - 1][i] = val & 0xff; w83781d_write_value(client, W83781D_REG_RT_IDX, i); w83781d_write_value(client, W83781D_REG_RT_VAL, data->rt[nr - 1][i]); } return count; } #define sysfs_rt(offset) \ static ssize_t show_regs_rt_##offset (struct device *dev, char *buf) \ { \ return show_rt_reg(dev, buf, offset); \ } \ static ssize_t store_regs_rt_##offset (struct device *dev, const char *buf, size_t count) \ { \ return store_rt_reg(dev, buf, count, offset); \ } \ static DEVICE_ATTR(rt##offset, S_IRUGO | S_IWUSR, show_regs_rt_##offset, store_regs_rt_##offset) sysfs_rt(1); sysfs_rt(2); sysfs_rt(3); #define device_create_file_rt(client, offset) \ device_create_file(&client->dev, &dev_attr_rt##offset); \ #endif /* ifdef W83781D_RT */ /* This function is called when: * w83781d_driver is inserted (when this module is loaded), for each available adapter * when a new adapter is inserted (and w83781d_driver is still present) */ static int w83781d_attach_adapter(struct i2c_adapter *adapter) { if (!(adapter->class & I2C_ADAP_CLASS_SMBUS)) return 0; return i2c_detect(adapter, &addr_data, w83781d_detect); } /* Assumes that adapter is of I2C, not ISA variety. * OTHERWISE DON'T CALL THIS */ static int w83781d_detect_subclients(struct i2c_adapter *adapter, int address, int kind, struct i2c_client *new_client) { int i, val1 = 0, id; int err; const char *client_name; struct w83781d_data *data = i2c_get_clientdata(new_client); data->lm75[0] = kmalloc(sizeof(struct i2c_client), GFP_KERNEL); if (!(data->lm75[0])) { err = -ENOMEM; goto ERROR_SC_0; } memset(data->lm75[0], 0x00, sizeof (struct i2c_client)); id = i2c_adapter_id(adapter); if (force_subclients[0] == id && force_subclients[1] == address) { for (i = 2; i <= 3; i++) { if (force_subclients[i] < 0x48 || force_subclients[i] > 0x4f) { dev_err(&new_client->dev, "Invalid subclient " "address %d; must be 0x48-0x4f\n", force_subclients[i]); err = -EINVAL; goto ERROR_SC_1; } } w83781d_write_value(new_client, W83781D_REG_I2C_SUBADDR, (force_subclients[2] & 0x07) | ((force_subclients[3] & 0x07) << 4)); data->lm75[0]->addr = force_subclients[2]; } else { val1 = w83781d_read_value(new_client, W83781D_REG_I2C_SUBADDR); data->lm75[0]->addr = 0x48 + (val1 & 0x07); } if (kind != w83783s) { data->lm75[1] = kmalloc(sizeof(struct i2c_client), GFP_KERNEL); if (!(data->lm75[1])) { err = -ENOMEM; goto ERROR_SC_1; } memset(data->lm75[1], 0x0, sizeof(struct i2c_client)); if (force_subclients[0] == id && force_subclients[1] == address) { data->lm75[1]->addr = force_subclients[3]; } else { data->lm75[1]->addr = 0x48 + ((val1 >> 4) & 0x07); } if (data->lm75[0]->addr == data->lm75[1]->addr) { dev_err(&new_client->dev, "Duplicate addresses 0x%x for subclients.\n", data->lm75[0]->addr); err = -EBUSY; goto ERROR_SC_2; } } if (kind == w83781d) client_name = "W83781D subclient"; else if (kind == w83782d) client_name = "W83782D subclient"; else if (kind == w83783s) client_name = "W83783S subclient"; else if (kind == w83627hf) client_name = "W83627HF subclient"; else if (kind == as99127f) client_name = "AS99127F subclient"; else client_name = "unknown subclient?"; for (i = 0; i <= 1; i++) { /* store all data in w83781d */ i2c_set_clientdata(data->lm75[i], NULL); data->lm75[i]->adapter = adapter; data->lm75[i]->driver = &w83781d_driver; data->lm75[i]->flags = 0; strlcpy(data->lm75[i]->dev.name, client_name, DEVICE_NAME_SIZE); if ((err = i2c_attach_client(data->lm75[i]))) { dev_err(&new_client->dev, "Subclient %d " "registration at address 0x%x " "failed.\n", i, data->lm75[i]->addr); if (i == 1) goto ERROR_SC_3; goto ERROR_SC_2; } if (kind == w83783s) break; } return 0; /* Undo inits in case of errors */ ERROR_SC_3: i2c_detach_client(data->lm75[0]); ERROR_SC_2: if (NULL != data->lm75[1]) kfree(data->lm75[1]); ERROR_SC_1: if (NULL != data->lm75[0]) kfree(data->lm75[0]); ERROR_SC_0: return err; } static int w83781d_detect(struct i2c_adapter *adapter, int address, int kind) { int i = 0, val1 = 0, val2; struct i2c_client *new_client; struct w83781d_data *data; int err; const char *client_name = ""; int is_isa = i2c_is_isa_adapter(adapter); enum vendor { winbond, asus } vendid; if (!is_isa && !i2c_check_functionality(adapter, I2C_FUNC_SMBUS_BYTE_DATA)) { err = -EINVAL; goto ERROR0; } if (is_isa) if (!request_region(address, W83781D_EXTENT, "w83781d")) { err = -EBUSY; goto ERROR0; } /* Probe whether there is anything available on this address. Already done for SMBus clients */ if (kind < 0) { if (is_isa) { #define REALLY_SLOW_IO /* We need the timeouts for at least some LM78-like chips. But only if we read 'undefined' registers. */ i = inb_p(address + 1); if (inb_p(address + 2) != i) { err = -ENODEV; goto ERROR1; } if (inb_p(address + 3) != i) { err = -ENODEV; goto ERROR1; } if (inb_p(address + 7) != i) { err = -ENODEV; goto ERROR1; } #undef REALLY_SLOW_IO /* Let's just hope nothing breaks here */ i = inb_p(address + 5) & 0x7f; outb_p(~i & 0x7f, address + 5); if ((inb_p(address + 5) & 0x7f) != (~i & 0x7f)) { outb_p(i, address + 5); err = -ENODEV; goto ERROR1; } } } /* OK. For now, we presume we have a valid client. We now create the client structure, even though we cannot fill it completely yet. But it allows us to access w83781d_{read,write}_value. */ if (!(new_client = kmalloc(sizeof (struct i2c_client) + sizeof (struct w83781d_data), GFP_KERNEL))) { err = -ENOMEM; goto ERROR1; } memset(new_client, 0x00, sizeof (struct i2c_client) + sizeof (struct w83781d_data)); data = (struct w83781d_data *) (new_client + 1); i2c_set_clientdata(new_client, data); new_client->addr = address; init_MUTEX(&data->lock); new_client->adapter = adapter; new_client->driver = &w83781d_driver; new_client->flags = 0; /* Now, we do the remaining detection. */ /* The w8378?d may be stuck in some other bank than bank 0. This may make reading other information impossible. Specify a force=... or force_*=... parameter, and the Winbond will be reset to the right bank. */ if (kind < 0) { if (w83781d_read_value(new_client, W83781D_REG_CONFIG) & 0x80){ err = -ENODEV; goto ERROR2; } val1 = w83781d_read_value(new_client, W83781D_REG_BANK); val2 = w83781d_read_value(new_client, W83781D_REG_CHIPMAN); /* Check for Winbond or Asus ID if in bank 0 */ if ((!(val1 & 0x07)) && (((!(val1 & 0x80)) && (val2 != 0xa3) && (val2 != 0xc3) && (val2 != 0x94)) || ((val1 & 0x80) && (val2 != 0x5c) && (val2 != 0x12) && (val2 != 0x06)))) { err = -ENODEV; goto ERROR2; } /* If Winbond SMBus, check address at 0x48. Asus doesn't support */ if ((!is_isa) && (((!(val1 & 0x80)) && (val2 == 0xa3)) || ((val1 & 0x80) && (val2 == 0x5c)))) { if (w83781d_read_value (new_client, W83781D_REG_I2C_ADDR) != address) { err = -ENODEV; goto ERROR2; } } } /* We have either had a force parameter, or we have already detected the Winbond. Put it now into bank 0 and Vendor ID High Byte */ w83781d_write_value(new_client, W83781D_REG_BANK, (w83781d_read_value(new_client, W83781D_REG_BANK) & 0x78) | 0x80); /* Determine the chip type. */ if (kind <= 0) { /* get vendor ID */ val2 = w83781d_read_value(new_client, W83781D_REG_CHIPMAN); if (val2 == 0x5c) vendid = winbond; else if ((val2 == 0x12) || (val2 == 0x06)) vendid = asus; else { err = -ENODEV; goto ERROR2; } /* mask off lower bit, not reliable */ val1 = w83781d_read_value(new_client, W83781D_REG_WCHIPID) & 0xfe; if (val1 == 0x10 && vendid == winbond) kind = w83781d; else if (val1 == 0x30 && vendid == winbond) kind = w83782d; else if (val1 == 0x40 && vendid == winbond && !is_isa) kind = w83783s; else if ((val1 == 0x20 || val1 == 0x90) && vendid == winbond) kind = w83627hf; else if (val1 == 0x30 && vendid == asus && !is_isa) kind = as99127f; else if (val1 == 0x60 && vendid == winbond && is_isa) kind = w83697hf; else { if (kind == 0) dev_warn(&new_client->dev, "Ignoring 'force' parameter for unknown chip at" "adapter %d, address 0x%02x\n", i2c_adapter_id(adapter), address); err = -EINVAL; goto ERROR2; } } if (kind == w83781d) { client_name = "W83781D chip"; } else if (kind == w83782d) { client_name = "W83782D chip"; } else if (kind == w83783s) { client_name = "W83783S chip"; } else if (kind == w83627hf) { if (val1 == 0x90) client_name = "W83627THF chip"; else client_name = "W83627HF chip"; } else if (kind == as99127f) { client_name = "AS99127F chip"; } else if (kind == w83697hf) { client_name = "W83697HF chip"; } else { dev_err(&new_client->dev, "Internal error: unknown " "kind (%d)?!?", kind); err = -ENODEV; goto ERROR2; } /* Fill in the remaining client fields and put into the global list */ strlcpy(new_client->dev.name, client_name, DEVICE_NAME_SIZE); data->type = kind; data->valid = 0; init_MUTEX(&data->update_lock); /* Tell the I2C layer a new client has arrived */ if ((err = i2c_attach_client(new_client))) goto ERROR2; /* attach secondary i2c lm75-like clients */ if (!is_isa) { if ((err = w83781d_detect_subclients(adapter, address, kind, new_client))) goto ERROR3; } else { data->lm75[0] = NULL; data->lm75[1] = NULL; } device_create_file_in(new_client, 0); if (kind != w83783s && kind != w83697hf) device_create_file_in(new_client, 1); device_create_file_in(new_client, 2); device_create_file_in(new_client, 3); device_create_file_in(new_client, 4); device_create_file_in(new_client, 5); device_create_file_in(new_client, 6); if (kind != as99127f && kind != w83781d && kind != w83783s) { device_create_file_in(new_client, 7); device_create_file_in(new_client, 8); } device_create_file_fan(new_client, 1); device_create_file_fan(new_client, 2); if (kind != w83697hf) device_create_file_fan(new_client, 3); device_create_file_temp(new_client, 1); device_create_file_temp(new_client, 2); if (kind != w83783s && kind != w83697hf) device_create_file_temp(new_client, 3); if (kind != w83697hf) device_create_file_vid(new_client); if (kind != w83697hf) device_create_file_vrm(new_client); device_create_file_fan_div(new_client, 1); device_create_file_fan_div(new_client, 2); if (kind != w83697hf) device_create_file_fan_div(new_client, 3); device_create_file_alarms(new_client); device_create_file_beep(new_client); if (kind != w83781d) { device_create_file_pwm(new_client, 1); device_create_file_pwm(new_client, 2); device_create_file_pwmenable(new_client, 2); } if (kind == w83782d && !is_isa) { device_create_file_pwm(new_client, 3); device_create_file_pwm(new_client, 4); } if (kind != as99127f && kind != w83781d) { device_create_file_sensor(new_client, 1); device_create_file_sensor(new_client, 2); if (kind != w83783s && kind != w83697hf) device_create_file_sensor(new_client, 3); } #ifdef W83781D_RT if (kind == w83781d) { device_create_file_rt(new_client, 1); device_create_file_rt(new_client, 2); device_create_file_rt(new_client, 3); } #endif /* Initialize the chip */ w83781d_init_client(new_client); return 0; ERROR3: i2c_detach_client(new_client); ERROR2: kfree(new_client); ERROR1: if (is_isa) release_region(address, W83781D_EXTENT); ERROR0: return err; } static int w83781d_detach_client(struct i2c_client *client) { int err; if (i2c_is_isa_client(client)) release_region(client->addr, W83781D_EXTENT); if ((err = i2c_detach_client(client))) { dev_err(&client->dev, "Client deregistration failed, client not detached.\n"); return err; } kfree(client); return 0; } /* The SMBus locks itself, usually, but nothing may access the Winbond between bank switches. ISA access must always be locked explicitly! We ignore the W83781D BUSY flag at this moment - it could lead to deadlocks, would slow down the W83781D access and should not be necessary. There are some ugly typecasts here, but the good news is - they should nowhere else be necessary! */ static int w83781d_read_value(struct i2c_client *client, u16 reg) { struct w83781d_data *data = i2c_get_clientdata(client); int res, word_sized, bank; struct i2c_client *cl; down(&data->lock); if (i2c_is_isa_client(client)) { word_sized = (((reg & 0xff00) == 0x100) || ((reg & 0xff00) == 0x200)) && (((reg & 0x00ff) == 0x50) || ((reg & 0x00ff) == 0x53) || ((reg & 0x00ff) == 0x55)); if (reg & 0xff00) { outb_p(W83781D_REG_BANK, client->addr + W83781D_ADDR_REG_OFFSET); outb_p(reg >> 8, client->addr + W83781D_DATA_REG_OFFSET); } outb_p(reg & 0xff, client->addr + W83781D_ADDR_REG_OFFSET); res = inb_p(client->addr + W83781D_DATA_REG_OFFSET); if (word_sized) { outb_p((reg & 0xff) + 1, client->addr + W83781D_ADDR_REG_OFFSET); res = (res << 8) + inb_p(client->addr + W83781D_DATA_REG_OFFSET); } if (reg & 0xff00) { outb_p(W83781D_REG_BANK, client->addr + W83781D_ADDR_REG_OFFSET); outb_p(0, client->addr + W83781D_DATA_REG_OFFSET); } } else { bank = (reg >> 8) & 0x0f; if (bank > 2) /* switch banks */ i2c_smbus_write_byte_data(client, W83781D_REG_BANK, bank); if (bank == 0 || bank > 2) { res = i2c_smbus_read_byte_data(client, reg & 0xff); } else { /* switch to subclient */ cl = data->lm75[bank - 1]; /* convert from ISA to LM75 I2C addresses */ switch (reg & 0xff) { case 0x50: /* TEMP */ res = swap_bytes(i2c_smbus_read_word_data(cl, 0)); break; case 0x52: /* CONFIG */ res = i2c_smbus_read_byte_data(cl, 1); break; case 0x53: /* HYST */ res = swap_bytes(i2c_smbus_read_word_data(cl, 2)); break; case 0x55: /* OVER */ default: res = swap_bytes(i2c_smbus_read_word_data(cl, 3)); break; } } if (bank > 2) i2c_smbus_write_byte_data(client, W83781D_REG_BANK, 0); } up(&data->lock); return res; } static int w83781d_write_value(struct i2c_client *client, u16 reg, u16 value) { struct w83781d_data *data = i2c_get_clientdata(client); int word_sized, bank; struct i2c_client *cl; down(&data->lock); if (i2c_is_isa_client(client)) { word_sized = (((reg & 0xff00) == 0x100) || ((reg & 0xff00) == 0x200)) && (((reg & 0x00ff) == 0x53) || ((reg & 0x00ff) == 0x55)); if (reg & 0xff00) { outb_p(W83781D_REG_BANK, client->addr + W83781D_ADDR_REG_OFFSET); outb_p(reg >> 8, client->addr + W83781D_DATA_REG_OFFSET); } outb_p(reg & 0xff, client->addr + W83781D_ADDR_REG_OFFSET); if (word_sized) { outb_p(value >> 8, client->addr + W83781D_DATA_REG_OFFSET); outb_p((reg & 0xff) + 1, client->addr + W83781D_ADDR_REG_OFFSET); } outb_p(value & 0xff, client->addr + W83781D_DATA_REG_OFFSET); if (reg & 0xff00) { outb_p(W83781D_REG_BANK, client->addr + W83781D_ADDR_REG_OFFSET); outb_p(0, client->addr + W83781D_DATA_REG_OFFSET); } } else { bank = (reg >> 8) & 0x0f; if (bank > 2) /* switch banks */ i2c_smbus_write_byte_data(client, W83781D_REG_BANK, bank); if (bank == 0 || bank > 2) { i2c_smbus_write_byte_data(client, reg & 0xff, value & 0xff); } else { /* switch to subclient */ cl = data->lm75[bank - 1]; /* convert from ISA to LM75 I2C addresses */ switch (reg & 0xff) { case 0x52: /* CONFIG */ i2c_smbus_write_byte_data(cl, 1, value & 0xff); break; case 0x53: /* HYST */ i2c_smbus_write_word_data(cl, 2, swap_bytes(value)); break; case 0x55: /* OVER */ i2c_smbus_write_word_data(cl, 3, swap_bytes(value)); break; } } if (bank > 2) i2c_smbus_write_byte_data(client, W83781D_REG_BANK, 0); } up(&data->lock); return 0; } /* Called when we have found a new W83781D. It should set limits, etc. */ static void w83781d_init_client(struct i2c_client *client) { struct w83781d_data *data = i2c_get_clientdata(client); int vid = 0, i, p; int type = data->type; u8 tmp; if (init && type != as99127f) { /* this resets registers we don't have documentation for on the as99127f */ /* save these registers */ i = w83781d_read_value(client, W83781D_REG_BEEP_CONFIG); p = w83781d_read_value(client, W83781D_REG_PWMCLK12); /* Reset all except Watchdog values and last conversion values This sets fan-divs to 2, among others */ w83781d_write_value(client, W83781D_REG_CONFIG, 0x80); /* Restore the registers and disable power-on abnormal beep. This saves FAN 1/2/3 input/output values set by BIOS. */ w83781d_write_value(client, W83781D_REG_BEEP_CONFIG, i | 0x80); w83781d_write_value(client, W83781D_REG_PWMCLK12, p); /* Disable master beep-enable (reset turns it on). Individual beep_mask should be reset to off but for some reason disabling this bit helps some people not get beeped */ w83781d_write_value(client, W83781D_REG_BEEP_INTS2, 0); } if (type != w83697hf) { vid = w83781d_read_value(client, W83781D_REG_VID_FANDIV) & 0x0f; vid |= (w83781d_read_value(client, W83781D_REG_CHIPID) & 0x01) << 4; data->vrm = DEFAULT_VRM; vid = vid_from_reg(vid, data->vrm); } if ((type != w83781d) && (type != as99127f)) { tmp = w83781d_read_value(client, W83781D_REG_SCFG1); for (i = 1; i <= 3; i++) { if (!(tmp & BIT_SCFG1[i - 1])) { data->sens[i - 1] = W83781D_DEFAULT_BETA; } else { if (w83781d_read_value (client, W83781D_REG_SCFG2) & BIT_SCFG2[i - 1]) data->sens[i - 1] = 1; else data->sens[i - 1] = 2; } if ((type == w83783s || type == w83697hf) && (i == 2)) break; } } #ifdef W83781D_RT /* Fill up the RT Tables. We assume that they are 32 bytes long, in order for temp 1-3. Data sheet documentation is sparse. We also assume that it is only for the 781D although I suspect that the others support it as well.... */ if (init && type == w83781d) { u16 k = 0; /* Auto-indexing doesn't seem to work... w83781d_write_value(client,W83781D_REG_RT_IDX,0); */ for (i = 0; i < 3; i++) { int j; for (j = 0; j < 32; j++) { w83781d_write_value(client, W83781D_REG_RT_IDX, k++); data->rt[i][j] = w83781d_read_value(client, W83781D_REG_RT_VAL); } } } #endif /* W83781D_RT */ if (init) { w83781d_write_value(client, W83781D_REG_IN_MIN(0), IN_TO_REG(W83781D_INIT_IN_MIN_0)); w83781d_write_value(client, W83781D_REG_IN_MAX(0), IN_TO_REG(W83781D_INIT_IN_MAX_0)); if (type != w83783s && type != w83697hf) { w83781d_write_value(client, W83781D_REG_IN_MIN(1), IN_TO_REG(W83781D_INIT_IN_MIN_1)); w83781d_write_value(client, W83781D_REG_IN_MAX(1), IN_TO_REG(W83781D_INIT_IN_MAX_1)); } w83781d_write_value(client, W83781D_REG_IN_MIN(2), IN_TO_REG(W83781D_INIT_IN_MIN_2)); w83781d_write_value(client, W83781D_REG_IN_MAX(2), IN_TO_REG(W83781D_INIT_IN_MAX_2)); w83781d_write_value(client, W83781D_REG_IN_MIN(3), IN_TO_REG(W83781D_INIT_IN_MIN_3)); w83781d_write_value(client, W83781D_REG_IN_MAX(3), IN_TO_REG(W83781D_INIT_IN_MAX_3)); w83781d_write_value(client, W83781D_REG_IN_MIN(4), IN_TO_REG(W83781D_INIT_IN_MIN_4)); w83781d_write_value(client, W83781D_REG_IN_MAX(4), IN_TO_REG(W83781D_INIT_IN_MAX_4)); if (type == w83781d || type == as99127f) { w83781d_write_value(client, W83781D_REG_IN_MIN(5), IN_TO_REG(W83781D_INIT_IN_MIN_5)); w83781d_write_value(client, W83781D_REG_IN_MAX(5), IN_TO_REG(W83781D_INIT_IN_MAX_5)); } else { w83781d_write_value(client, W83781D_REG_IN_MIN(5), IN_TO_REG(W83782D_INIT_IN_MIN_5)); w83781d_write_value(client, W83781D_REG_IN_MAX(5), IN_TO_REG(W83782D_INIT_IN_MAX_5)); } if (type == w83781d || type == as99127f) { w83781d_write_value(client, W83781D_REG_IN_MIN(6), IN_TO_REG(W83781D_INIT_IN_MIN_6)); w83781d_write_value(client, W83781D_REG_IN_MAX(6), IN_TO_REG(W83781D_INIT_IN_MAX_6)); } else { w83781d_write_value(client, W83781D_REG_IN_MIN(6), IN_TO_REG(W83782D_INIT_IN_MIN_6)); w83781d_write_value(client, W83781D_REG_IN_MAX(6), IN_TO_REG(W83782D_INIT_IN_MAX_6)); } if ((type == w83782d) || (type == w83627hf) || (type == w83697hf)) { w83781d_write_value(client, W83781D_REG_IN_MIN(7), IN_TO_REG(W83781D_INIT_IN_MIN_7)); w83781d_write_value(client, W83781D_REG_IN_MAX(7), IN_TO_REG(W83781D_INIT_IN_MAX_7)); w83781d_write_value(client, W83781D_REG_IN_MIN(8), IN_TO_REG(W83781D_INIT_IN_MIN_8)); w83781d_write_value(client, W83781D_REG_IN_MAX(8), IN_TO_REG(W83781D_INIT_IN_MAX_8)); w83781d_write_value(client, W83781D_REG_VBAT, (w83781d_read_value (client, W83781D_REG_VBAT) | 0x01)); } w83781d_write_value(client, W83781D_REG_FAN_MIN(1), FAN_TO_REG(W83781D_INIT_FAN_MIN_1, 2)); w83781d_write_value(client, W83781D_REG_FAN_MIN(2), FAN_TO_REG(W83781D_INIT_FAN_MIN_2, 2)); if (type != w83697hf) { w83781d_write_value(client, W83781D_REG_FAN_MIN(3), FAN_TO_REG(W83781D_INIT_FAN_MIN_3, 2)); } w83781d_write_value(client, W83781D_REG_TEMP_OVER(1), TEMP_TO_REG(W83781D_INIT_TEMP_OVER)); w83781d_write_value(client, W83781D_REG_TEMP_HYST(1), TEMP_TO_REG(W83781D_INIT_TEMP_HYST)); if (type == as99127f) { w83781d_write_value(client, W83781D_REG_TEMP_OVER(2), AS99127_TEMP_ADD_TO_REG (W83781D_INIT_TEMP2_OVER)); w83781d_write_value(client, W83781D_REG_TEMP_HYST(2), AS99127_TEMP_ADD_TO_REG (W83781D_INIT_TEMP2_HYST)); } else { w83781d_write_value(client, W83781D_REG_TEMP_OVER(2), TEMP_ADD_TO_REG (W83781D_INIT_TEMP2_OVER)); w83781d_write_value(client, W83781D_REG_TEMP_HYST(2), TEMP_ADD_TO_REG (W83781D_INIT_TEMP2_HYST)); } w83781d_write_value(client, W83781D_REG_TEMP2_CONFIG, 0x00); if (type == as99127f) { w83781d_write_value(client, W83781D_REG_TEMP_OVER(3), AS99127_TEMP_ADD_TO_REG (W83781D_INIT_TEMP3_OVER)); w83781d_write_value(client, W83781D_REG_TEMP_HYST(3), AS99127_TEMP_ADD_TO_REG (W83781D_INIT_TEMP3_HYST)); } else if (type != w83783s && type != w83697hf) { w83781d_write_value(client, W83781D_REG_TEMP_OVER(3), TEMP_ADD_TO_REG (W83781D_INIT_TEMP3_OVER)); w83781d_write_value(client, W83781D_REG_TEMP_HYST(3), TEMP_ADD_TO_REG (W83781D_INIT_TEMP3_HYST)); } if (type != w83783s && type != w83697hf) { w83781d_write_value(client, W83781D_REG_TEMP3_CONFIG, 0x00); } if (type != w83781d) { /* enable comparator mode for temp2 and temp3 so alarm indication will work correctly */ w83781d_write_value(client, W83781D_REG_IRQ, 0x41); for (i = 0; i < 3; i++) data->pwmenable[i] = 1; } } /* Start monitoring */ w83781d_write_value(client, W83781D_REG_CONFIG, (w83781d_read_value(client, W83781D_REG_CONFIG) & 0xf7) | 0x01); } static void w83781d_update_client(struct i2c_client *client) { struct w83781d_data *data = i2c_get_clientdata(client); int i; down(&data->update_lock); if (time_after (jiffies - data->last_updated, (unsigned long) (HZ + HZ / 2)) || time_before(jiffies, data->last_updated) || !data->valid) { pr_debug(KERN_DEBUG "Starting device update\n"); for (i = 0; i <= 8; i++) { if ((data->type == w83783s || data->type == w83697hf) && (i == 1)) continue; /* 783S has no in1 */ data->in[i] = w83781d_read_value(client, W83781D_REG_IN(i)); data->in_min[i] = w83781d_read_value(client, W83781D_REG_IN_MIN(i)); data->in_max[i] = w83781d_read_value(client, W83781D_REG_IN_MAX(i)); if ((data->type != w83782d) && (data->type != w83697hf) && (data->type != w83627hf) && (i == 6)) break; } for (i = 1; i <= 3; i++) { data->fan[i - 1] = w83781d_read_value(client, W83781D_REG_FAN(i)); data->fan_min[i - 1] = w83781d_read_value(client, W83781D_REG_FAN_MIN(i)); } if (data->type != w83781d) { for (i = 1; i <= 4; i++) { data->pwm[i - 1] = w83781d_read_value(client, W83781D_REG_PWM(i)); if (((data->type == w83783s) || (data->type == w83627hf) || (data->type == as99127f) || (data->type == w83697hf) || ((data->type == w83782d) && i2c_is_isa_client(client))) && i == 2) break; } } data->temp = w83781d_read_value(client, W83781D_REG_TEMP(1)); data->temp_min = w83781d_read_value(client, W83781D_REG_TEMP_OVER(1)); data->temp_max = w83781d_read_value(client, W83781D_REG_TEMP_HYST(1)); data->temp_add[0] = w83781d_read_value(client, W83781D_REG_TEMP(2)); data->temp_max_add[0] = w83781d_read_value(client, W83781D_REG_TEMP_OVER(2)); data->temp_min_add[0] = w83781d_read_value(client, W83781D_REG_TEMP_HYST(2)); if (data->type != w83783s && data->type != w83697hf) { data->temp_add[1] = w83781d_read_value(client, W83781D_REG_TEMP(3)); data->temp_max_add[1] = w83781d_read_value(client, W83781D_REG_TEMP_OVER(3)); data->temp_min_add[1] = w83781d_read_value(client, W83781D_REG_TEMP_HYST(3)); } i = w83781d_read_value(client, W83781D_REG_VID_FANDIV); if (data->type != w83697hf) { data->vid = i & 0x0f; data->vid |= (w83781d_read_value(client, W83781D_REG_CHIPID) & 0x01) << 4; } data->fan_div[0] = (i >> 4) & 0x03; data->fan_div[1] = (i >> 6) & 0x03; if (data->type != w83697hf) { data->fan_div[2] = (w83781d_read_value(client, W83781D_REG_PIN) >> 6) & 0x03; } if ((data->type != w83781d) && (data->type != as99127f)) { i = w83781d_read_value(client, W83781D_REG_VBAT); data->fan_div[0] |= (i >> 3) & 0x04; data->fan_div[1] |= (i >> 4) & 0x04; if (data->type != w83697hf) data->fan_div[2] |= (i >> 5) & 0x04; } data->alarms = w83781d_read_value(client, W83781D_REG_ALARM1) + (w83781d_read_value(client, W83781D_REG_ALARM2) << 8); if ((data->type == w83782d) || (data->type == w83627hf)) { data->alarms |= w83781d_read_value(client, W83781D_REG_ALARM3) << 16; } i = w83781d_read_value(client, W83781D_REG_BEEP_INTS2); data->beep_enable = i >> 7; data->beep_mask = ((i & 0x7f) << 8) + w83781d_read_value(client, W83781D_REG_BEEP_INTS1); if ((data->type != w83781d) && (data->type != as99127f)) { data->beep_mask |= w83781d_read_value(client, W83781D_REG_BEEP_INTS3) << 16; } data->last_updated = jiffies; data->valid = 1; } up(&data->update_lock); } static int __init sensors_w83781d_init(void) { return i2c_add_driver(&w83781d_driver); } static void __exit sensors_w83781d_exit(void) { i2c_del_driver(&w83781d_driver); } MODULE_AUTHOR("Frodo Looijaard <frodol@dds.nl>, " "Philip Edelbrock <phil@netroedge.com>, " "and Mark Studebaker <mdsxyz123@yahoo.com>"); MODULE_DESCRIPTION("W83781D driver"); MODULE_LICENSE("GPL"); module_init(sensors_w83781d_init); module_exit(sensors_w83781d_exit); |