Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 | /* * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. * * Copyright (C) 1994, 1995, 1996, 1997, 1999 by Ralf Baechle * Modified for further R[236]000 support by Paul M. Antoine, 1996. * Copyright (C) 1999 Silicon Graphics, Inc. */ #ifndef _ASM_MIPSREGS_H #define _ASM_MIPSREGS_H #include <linux/linkage.h> /* * The following macros are especially useful for __asm__ * inline assembler. */ #ifndef __STR #define __STR(x) #x #endif #ifndef STR #define STR(x) __STR(x) #endif /* * Coprocessor 0 register names */ #define CP0_INDEX $0 #define CP0_RANDOM $1 #define CP0_ENTRYLO0 $2 #define CP0_ENTRYLO1 $3 #define CP0_CONTEXT $4 #define CP0_PAGEMASK $5 #define CP0_WIRED $6 #define CP0_INFO $7 #define CP0_BADVADDR $8 #define CP0_COUNT $9 #define CP0_ENTRYHI $10 #define CP0_COMPARE $11 #define CP0_STATUS $12 #define CP0_CAUSE $13 #define CP0_EPC $14 #define CP0_PRID $15 #define CP0_CONFIG $16 #define CP0_LLADDR $17 #define CP0_WATCHLO $18 #define CP0_WATCHHI $19 #define CP0_XCONTEXT $20 #define CP0_FRAMEMASK $21 #define CP0_DIAGNOSTIC $22 #define CP0_PERFORMANCE $25 #define CP0_ECC $26 #define CP0_CACHEERR $27 #define CP0_TAGLO $28 #define CP0_TAGHI $29 #define CP0_ERROREPC $30 /* * Coprocessor 1 (FPU) register names */ #define CP1_REVISION $0 #define CP1_STATUS $31 /* * Values for PageMask register */ #define PM_4K 0x00000000 #define PM_16K 0x00006000 #define PM_64K 0x0001e000 #define PM_256K 0x0007e000 #define PM_1M 0x001fe000 #define PM_4M 0x007fe000 #define PM_16M 0x01ffe000 /* * Values used for computation of new tlb entries */ #define PL_4K 12 #define PL_16K 14 #define PL_64K 16 #define PL_256K 18 #define PL_1M 20 #define PL_4M 22 #define PL_16M 24 /* * Macros to access the system control coprocessor */ #define read_32bit_cp0_register(source) \ ({ int __res; \ __asm__ __volatile__( \ "mfc0\t%0,"STR(source) \ : "=r" (__res)); \ __res;}) #define read_64bit_cp0_register(source) \ ({ int __res; \ __asm__ __volatile__( \ ".set\tmips3\n\t" \ "dmfc0\t%0,"STR(source)"\n\t" \ ".set\tmips0" \ : "=r" (__res)); \ __res;}) #define write_32bit_cp0_register(register,value) \ __asm__ __volatile__( \ "mtc0\t%0,"STR(register) \ : : "r" (value)); #define write_64bit_cp0_register(register,value) \ __asm__ __volatile__( \ ".set\tmips3\n\t" \ "dmtc0\t%0,"STR(register)"\n\t" \ ".set\tmips0" \ : : "r" (value)) /* * R4x00 interrupt enable / cause bits */ #define IE_SW0 (1<< 8) #define IE_SW1 (1<< 9) #define IE_IRQ0 (1<<10) #define IE_IRQ1 (1<<11) #define IE_IRQ2 (1<<12) #define IE_IRQ3 (1<<13) #define IE_IRQ4 (1<<14) #define IE_IRQ5 (1<<15) /* * R4x00 interrupt cause bits */ #define C_SW0 (1<< 8) #define C_SW1 (1<< 9) #define C_IRQ0 (1<<10) #define C_IRQ1 (1<<11) #define C_IRQ2 (1<<12) #define C_IRQ3 (1<<13) #define C_IRQ4 (1<<14) #define C_IRQ5 (1<<15) #ifndef _LANGUAGE_ASSEMBLY /* * Manipulate the status register. * Mostly used to access the interrupt bits. */ #define __BUILD_SET_CP0(name,register) \ extern __inline__ unsigned int \ set_cp0_##name(unsigned int change, unsigned int new) \ { \ unsigned int res; \ \ res = read_32bit_cp0_register(register); \ res &= ~change; \ res |= (new & change); \ write_32bit_cp0_register(register, res); \ \ return res; \ } __BUILD_SET_CP0(status,CP0_STATUS) __BUILD_SET_CP0(cause,CP0_CAUSE) __BUILD_SET_CP0(config,CP0_CONFIG) #endif /* defined (_LANGUAGE_ASSEMBLY) */ /* * Bitfields in the R4xx0 cp0 status register */ #define ST0_IE 0x00000001 #define ST0_EXL 0x00000002 #define ST0_ERL 0x00000004 #define ST0_KSU 0x00000018 # define KSU_USER 0x00000010 # define KSU_SUPERVISOR 0x00000008 # define KSU_KERNEL 0x00000000 #define ST0_UX 0x00000020 #define ST0_SX 0x00000040 #define ST0_KX 0x00000080 #define ST0_DE 0x00010000 #define ST0_CE 0x00020000 /* * Status register bits available in all MIPS CPUs. */ #define ST0_IM 0x0000ff00 #define STATUSB_IP0 8 #define STATUSF_IP0 (1 << 8) #define STATUSB_IP1 9 #define STATUSF_IP1 (1 << 9) #define STATUSB_IP2 10 #define STATUSF_IP2 (1 << 10) #define STATUSB_IP3 11 #define STATUSF_IP3 (1 << 11) #define STATUSB_IP4 12 #define STATUSF_IP4 (1 << 12) #define STATUSB_IP5 13 #define STATUSF_IP5 (1 << 13) #define STATUSB_IP6 14 #define STATUSF_IP6 (1 << 14) #define STATUSB_IP7 15 #define STATUSF_IP7 (1 << 15) #define ST0_CH 0x00040000 #define ST0_SR 0x00100000 #define ST0_TS 0x00200000 #define ST0_BEV 0x00400000 #define ST0_RE 0x02000000 #define ST0_FR 0x04000000 #define ST0_CU 0xf0000000 #define ST0_CU0 0x10000000 #define ST0_CU1 0x20000000 #define ST0_CU2 0x40000000 #define ST0_CU3 0x80000000 #define ST0_XX 0x80000000 /* MIPS IV naming */ /* * Bitfields and bit numbers in the coprocessor 0 cause register. * * Refer to your MIPS R4xx0 manual, chapter 5 for explanation. */ #define CAUSEB_EXCCODE 2 #define CAUSEF_EXCCODE (31 << 2) #define CAUSEB_IP 8 #define CAUSEF_IP (255 << 8) #define CAUSEB_IP0 8 #define CAUSEF_IP0 (1 << 8) #define CAUSEB_IP1 9 #define CAUSEF_IP1 (1 << 9) #define CAUSEB_IP2 10 #define CAUSEF_IP2 (1 << 10) #define CAUSEB_IP3 11 #define CAUSEF_IP3 (1 << 11) #define CAUSEB_IP4 12 #define CAUSEF_IP4 (1 << 12) #define CAUSEB_IP5 13 #define CAUSEF_IP5 (1 << 13) #define CAUSEB_IP6 14 #define CAUSEF_IP6 (1 << 14) #define CAUSEB_IP7 15 #define CAUSEF_IP7 (1 << 15) #define CAUSEB_IV 23 #define CAUSEF_IV (1 << 23) #define CAUSEB_CE 28 #define CAUSEF_CE (3 << 28) #define CAUSEB_BD 31 #define CAUSEF_BD (1 << 31) /* * Bits in the coprocessor 0 config register. */ #define CONF_CM_CACHABLE_NO_WA 0 #define CONF_CM_CACHABLE_WA 1 #define CONF_CM_UNCACHED 2 #define CONF_CM_CACHABLE_NONCOHERENT 3 #define CONF_CM_CACHABLE_CE 4 #define CONF_CM_CACHABLE_COW 5 #define CONF_CM_CACHABLE_CUW 6 #define CONF_CM_CACHABLE_ACCELERATED 7 #define CONF_CM_CMASK 7 #define CONF_DB (1 << 4) #define CONF_IB (1 << 5) #define CONF_SC (1 << 17) /* * R10000 performance counter definitions. * * FIXME: The R10000 performance counter opens a nice way to implement CPU * time accounting with a precision of one cycle. I don't have * R10000 silicon but just a manual, so ... */ /* * Events counted by counter #0 */ #define CE0_CYCLES 0 #define CE0_INSN_ISSUED 1 #define CE0_LPSC_ISSUED 2 #define CE0_S_ISSUED 3 #define CE0_SC_ISSUED 4 #define CE0_SC_FAILED 5 #define CE0_BRANCH_DECODED 6 #define CE0_QW_WB_SECONDARY 7 #define CE0_CORRECTED_ECC_ERRORS 8 #define CE0_ICACHE_MISSES 9 #define CE0_SCACHE_I_MISSES 10 #define CE0_SCACHE_I_WAY_MISSPREDICTED 11 #define CE0_EXT_INTERVENTIONS_REQ 12 #define CE0_EXT_INVALIDATE_REQ 13 #define CE0_VIRTUAL_COHERENCY_COND 14 #define CE0_INSN_GRADUATED 15 /* * Events counted by counter #1 */ #define CE1_CYCLES 0 #define CE1_INSN_GRADUATED 1 #define CE1_LPSC_GRADUATED 2 #define CE1_S_GRADUATED 3 #define CE1_SC_GRADUATED 4 #define CE1_FP_INSN_GRADUATED 5 #define CE1_QW_WB_PRIMARY 6 #define CE1_TLB_REFILL 7 #define CE1_BRANCH_MISSPREDICTED 8 #define CE1_DCACHE_MISS 9 #define CE1_SCACHE_D_MISSES 10 #define CE1_SCACHE_D_WAY_MISSPREDICTED 11 #define CE1_EXT_INTERVENTION_HITS 12 #define CE1_EXT_INVALIDATE_REQ 13 #define CE1_SP_HINT_TO_CEXCL_SC_BLOCKS 14 #define CE1_SP_HINT_TO_SHARED_SC_BLOCKS 15 /* * These flags define in which priviledge mode the counters count events */ #define CEB_USER 8 /* Count events in user mode, EXL = ERL = 0 */ #define CEB_SUPERVISOR 4 /* Count events in supvervisor mode EXL = ERL = 0 */ #define CEB_KERNEL 2 /* Count events in kernel mode EXL = ERL = 0 */ #define CEB_EXL 1 /* Count events with EXL = 1, ERL = 0 */ #ifndef _LANGUAGE_ASSEMBLY /* * Functions to access the performance counter and control registers */ extern asmlinkage unsigned int read_perf_cntr(unsigned int counter); extern asmlinkage void write_perf_cntr(unsigned int counter, unsigned int val); extern asmlinkage unsigned int read_perf_cntl(unsigned int counter); extern asmlinkage void write_perf_cntl(unsigned int counter, unsigned int val); #endif #endif /* _ASM_MIPSREGS_H */ |