Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 | /* * linux/drivers/acorn/scsi/acornscsi.h * * Copyright (C) 1997 Russell King * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. * * Acorn SCSI driver */ #ifndef ACORNSCSI_H #define ACORNSCSI_H /* SBIC registers */ #define OWNID 0 #define OWNID_FS1 (1<<7) #define OWNID_FS2 (1<<6) #define OWNID_EHP (1<<4) #define OWNID_EAF (1<<3) #define CTRL 1 #define CTRL_DMAMODE (1<<7) #define CTRL_DMADBAMODE (1<<6) #define CTRL_DMABURST (1<<5) #define CTRL_DMAPOLLED 0 #define CTRL_HHP (1<<4) #define CTRL_EDI (1<<3) #define CTRL_IDI (1<<2) #define CTRL_HA (1<<1) #define CTRL_HSP (1<<0) #define TIMEOUT 2 #define TOTSECTS 3 #define TOTHEADS 4 #define TOTCYLH 5 #define TOTCYLL 6 #define LOGADDRH 7 #define LOGADDRM2 8 #define LOGADDRM1 9 #define LOGADDRL 10 #define SECTORNUM 11 #define HEADNUM 12 #define CYLH 13 #define CYLL 14 #define TARGETLUN 15 #define TARGETLUN_TLV (1<<7) #define TARGETLUN_DOK (1<<6) #define CMNDPHASE 16 #define SYNCHTRANSFER 17 #define SYNCHTRANSFER_OF0 0x00 #define SYNCHTRANSFER_OF1 0x01 #define SYNCHTRANSFER_OF2 0x02 #define SYNCHTRANSFER_OF3 0x03 #define SYNCHTRANSFER_OF4 0x04 #define SYNCHTRANSFER_OF5 0x05 #define SYNCHTRANSFER_OF6 0x06 #define SYNCHTRANSFER_OF7 0x07 #define SYNCHTRANSFER_OF8 0x08 #define SYNCHTRANSFER_OF9 0x09 #define SYNCHTRANSFER_OF10 0x0A #define SYNCHTRANSFER_OF11 0x0B #define SYNCHTRANSFER_OF12 0x0C #define SYNCHTRANSFER_8DBA 0x00 #define SYNCHTRANSFER_2DBA 0x20 #define SYNCHTRANSFER_3DBA 0x30 #define SYNCHTRANSFER_4DBA 0x40 #define SYNCHTRANSFER_5DBA 0x50 #define SYNCHTRANSFER_6DBA 0x60 #define SYNCHTRANSFER_7DBA 0x70 #define TRANSCNTH 18 #define TRANSCNTM 19 #define TRANSCNTL 20 #define DESTID 21 #define DESTID_SCC (1<<7) #define DESTID_DPD (1<<6) #define SOURCEID 22 #define SOURCEID_ER (1<<7) #define SOURCEID_ES (1<<6) #define SOURCEID_DSP (1<<5) #define SOURCEID_SIV (1<<4) #define SSR 23 #define CMND 24 #define CMND_RESET 0x00 #define CMND_ABORT 0x01 #define CMND_ASSERTATN 0x02 #define CMND_NEGATEACK 0x03 #define CMND_DISCONNECT 0x04 #define CMND_RESELECT 0x05 #define CMND_SELWITHATN 0x06 #define CMND_SELECT 0x07 #define CMND_SELECTATNTRANSFER 0x08 #define CMND_SELECTTRANSFER 0x09 #define CMND_RESELECTRXDATA 0x0A #define CMND_RESELECTTXDATA 0x0B #define CMND_WAITFORSELRECV 0x0C #define CMND_SENDSTATCMD 0x0D #define CMND_SENDDISCONNECT 0x0E #define CMND_SETIDI 0x0F #define CMND_RECEIVECMD 0x10 #define CMND_RECEIVEDTA 0x11 #define CMND_RECEIVEMSG 0x12 #define CMND_RECEIVEUSP 0x13 #define CMND_SENDCMD 0x14 #define CMND_SENDDATA 0x15 #define CMND_SENDMSG 0x16 #define CMND_SENDUSP 0x17 #define CMND_TRANSLATEADDR 0x18 #define CMND_XFERINFO 0x20 #define CMND_SBT (1<<7) #define DATA 25 #define ASR 26 #define ASR_INT (1<<7) #define ASR_LCI (1<<6) #define ASR_BSY (1<<5) #define ASR_CIP (1<<4) #define ASR_PE (1<<1) #define ASR_DBR (1<<0) /* DMAC registers */ #define INIT 0x00 #define INIT_8BIT (1) #define CHANNEL 0x80 #define CHANNEL_0 0x00 #define CHANNEL_1 0x01 #define CHANNEL_2 0x02 #define CHANNEL_3 0x03 #define TXCNTLO 0x01 #define TXCNTHI 0x81 #define TXADRLO 0x02 #define TXADRMD 0x82 #define TXADRHI 0x03 #define DEVCON0 0x04 #define DEVCON0_AKL (1<<7) #define DEVCON0_RQL (1<<6) #define DEVCON0_EXW (1<<5) #define DEVCON0_ROT (1<<4) #define DEVCON0_CMP (1<<3) #define DEVCON0_DDMA (1<<2) #define DEVCON0_AHLD (1<<1) #define DEVCON0_MTM (1<<0) #define DEVCON1 0x84 #define DEVCON1_WEV (1<<1) #define DEVCON1_BHLD (1<<0) #define MODECON 0x05 #define MODECON_WOED 0x01 #define MODECON_VERIFY 0x00 #define MODECON_READ 0x04 #define MODECON_WRITE 0x08 #define MODECON_AUTOINIT 0x10 #define MODECON_ADDRDIR 0x20 #define MODECON_DEMAND 0x00 #define MODECON_SINGLE 0x40 #define MODECON_BLOCK 0x80 #define MODECON_CASCADE 0xC0 #define STATUS 0x85 #define STATUS_TC0 (1<<0) #define STATUS_RQ0 (1<<4) #define TEMPLO 0x06 #define TEMPHI 0x86 #define REQREG 0x07 #define MASKREG 0x87 #define MASKREG_M0 0x01 #define MASKREG_M1 0x02 #define MASKREG_M2 0x04 #define MASKREG_M3 0x08 /* miscellaneous internal variables */ #define POD_SPACE(x) ((x) + 0xd0000) #define MASK_ON (MASKREG_M3|MASKREG_M2|MASKREG_M1|MASKREG_M0) #define MASK_OFF (MASKREG_M3|MASKREG_M2|MASKREG_M1) /* * SCSI driver phases */ typedef enum { PHASE_IDLE, /* we're not planning on doing anything */ PHASE_CONNECTING, /* connecting to a target */ PHASE_CONNECTED, /* connected to a target */ PHASE_MSGOUT, /* message out to device */ PHASE_RECONNECTED, /* reconnected */ PHASE_COMMANDPAUSED, /* command partly sent */ PHASE_COMMAND, /* command all sent */ PHASE_DATAOUT, /* data out to device */ PHASE_DATAIN, /* data in from device */ PHASE_STATUSIN, /* status in from device */ PHASE_MSGIN, /* message in from device */ PHASE_DONE, /* finished */ PHASE_ABORTED, /* aborted */ PHASE_DISCONNECT, /* disconnecting */ } phase_t; /* * After interrupt, what to do now */ typedef enum { INTR_IDLE, /* not expecting another IRQ */ INTR_NEXT_COMMAND, /* start next command */ INTR_PROCESSING, /* interrupt routine still processing */ } intr_ret_t; /* * DMA direction */ typedef enum { DMA_OUT, /* DMA from memory to chip */ DMA_IN /* DMA from chip to memory */ } dmadir_t; /* * Synchronous transfer state */ typedef enum { /* Synchronous transfer state */ SYNC_ASYNCHRONOUS, /* don't negociate synchronous transfers*/ SYNC_NEGOCIATE, /* start negociation */ SYNC_SENT_REQUEST, /* sent SDTR message */ SYNC_COMPLETED, /* received SDTR reply */ } syncxfer_t; /* * Command type */ typedef enum { /* command type */ CMD_READ, /* READ_6, READ_10, READ_12 */ CMD_WRITE, /* WRITE_6, WRITE_10, WRITE_12 */ CMD_MISC, /* Others */ } cmdtype_t; /* * Data phase direction */ typedef enum { /* Data direction */ DATADIR_IN, /* Data in phase expected */ DATADIR_OUT /* Data out phase expected */ } datadir_t; #include "queue.h" #include "msgqueue.h" #define STATUS_BUFFER_SIZE 32 /* * This is used to dump the previous states of the SBIC */ struct status_entry { unsigned long when; unsigned char ssr; unsigned char ph; unsigned char irq; unsigned char unused; }; #define ADD_STATUS(_q,_ssr,_ph,_irq) \ ({ \ host->status[(_q)][host->status_ptr[(_q)]].when = jiffies; \ host->status[(_q)][host->status_ptr[(_q)]].ssr = (_ssr); \ host->status[(_q)][host->status_ptr[(_q)]].ph = (_ph); \ host->status[(_q)][host->status_ptr[(_q)]].irq = (_irq); \ host->status_ptr[(_q)] = (host->status_ptr[(_q)] + 1) & (STATUS_BUFFER_SIZE - 1); \ }) /* * AcornSCSI host specific data */ typedef struct acornscsi_hostdata { /* miscellaneous */ struct Scsi_Host *host; /* host */ Scsi_Cmnd *SCpnt; /* currently processing command */ Scsi_Cmnd *origSCpnt; /* original connecting command */ /* driver information */ struct { unsigned int io_port; /* base address of WD33C93 */ unsigned int irq; /* interrupt */ phase_t phase; /* current phase */ struct { unsigned char target; /* reconnected target */ unsigned char lun; /* reconnected lun */ unsigned char tag; /* reconnected tag */ } reconnected; Scsi_Pointer SCp; /* current commands data pointer */ MsgQueue_t msgs; unsigned short last_message; /* last message to be sent */ unsigned char disconnectable:1; /* this command can be disconnected */ unsigned char interrupt:1; /* interrupt active */ } scsi; /* statistics information */ struct { unsigned int queues; unsigned int removes; unsigned int fins; unsigned int reads; unsigned int writes; unsigned int miscs; unsigned int disconnects; unsigned int aborts; unsigned int resets; } stats; /* queue handling */ struct { Queue_t issue; /* issue queue */ Queue_t disconnected; /* disconnected command queue */ } queues; /* per-device info */ struct { unsigned char sync_xfer; /* synchronous transfer (SBIC value) */ syncxfer_t sync_state; /* sync xfer negociation state */ unsigned char disconnect_ok:1; /* device can disconnect */ } device[8]; unsigned char busyluns[8]; /* array of bits indicating LUNs busy */ /* DMA info */ struct { unsigned int io_port; /* base address of DMA controller */ unsigned int io_intr_clear; /* address of DMA interrupt clear */ unsigned int free_addr; /* next free address */ unsigned int start_addr; /* start address of current transfer */ dmadir_t direction; /* dma direction */ unsigned int transferred; /* number of bytes transferred */ unsigned int xfer_start; /* scheduled DMA transfer start */ unsigned int xfer_length; /* scheduled DMA transfer length */ char *xfer_ptr; /* pointer to area */ unsigned char xfer_required:1; /* set if we need to transfer something */ unsigned char xfer_setup:1; /* set if DMA is setup */ unsigned char xfer_done:1; /* set if DMA reached end of BH list */ } dma; /* card info */ struct { unsigned int io_intr; /* base address of interrupt id reg */ unsigned int io_page; /* base address of page reg */ unsigned int io_ram; /* base address of RAM access */ unsigned char page_reg; /* current setting of page reg */ } card; unsigned char status_ptr[9]; struct status_entry status[9][STATUS_BUFFER_SIZE]; } AS_Host; #endif /* ACORNSCSI_H */ |