Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 | /* * linux/arch/arm/kernel/head32.S * * Copyright (C) 1994-1998 Russell King * * Kernel 32 bit startup code for ARM6 / ARM7 / StrongARM */ #include <linux/config.h> #include <linux/linkage.h> #ifndef CONFIG_ARCH_VNC #if (TEXTADDR & 0xffff) != 0x8000 #error TEXTADDR must start at 0xXXXX8000 #endif #else .text mov r0, r0 mov r0, r0 mov r0, r0 mov r0, r0 mov r0, r0 mov r0, r0 mov r0, r0 mov r0, r0 mov r0, #0 mov r1, #5 #endif #define DEBUG .globl SYMBOL_NAME(swapper_pg_dir) .equ SYMBOL_NAME(swapper_pg_dir), TEXTADDR - 0x4000 .text /* * Entry point and restart point. Entry *must* be called with r0 == 0, * MMU off. Note! These should be unique!!! Please read Documentation/ARM-README * for more information. * * r1 = 0 -> DEC EBSA-110 * r1 = 1 -> Acorn RiscPC * r1 = 2 -> ebsit * r1 = 3 -> nexuspci * r1 = 4 -> DEC EBSA-285 * r1 = 5 -> Corel Netwinder * r1 = 6 -> CATS * r1 = 7 -> tbox */ ENTRY(stext) ENTRY(_stext) __entry: teq r0, #0 @ check for illegal entry... bne .Lerror @ loop indefinitely cmp r1, #8 @ Unknown machine architecture bge .Lerror /* First thing to do is to get the page tables set up so that we can call the kernel * in the correct place. This is relocatable code... * - Read processor ID register (CP#15, CR0). */ mrc p15, 0, r9, c0, c0 @ get Processor ID /* Values are: * XX01XXXX = ARMv4 architecture (StrongARM) * XX00XXXX = ARMv3 architecture * 4156061X = ARM 610 */ adr r10, .LCProcTypes 1: ldmia r10!, {r5, r6, r8} @ Get Set, Mask, MMU Flags teq r5, #0 @ End of list? beq .Lerror eor r5, r5, r9 tst r5, r6 addne r10, r10, #8 bne 1b adr r4, .LCMachTypes add r4, r4, r1, lsl #4 ldmia r4, {r4, r5, r6} /* * r4 = page dir in physical ram * r5 = physical address of start of RAM * r6 = I/O address */ mov r0, r4 mov r3, #0 add r2, r0, #0x4000 1: str r3, [r0], #4 @ Clear page table teq r0, r2 bne 1b /* * Add enough entries to allow the kernel to be called. * It will sort out the real mapping in paging_init. * We map in 2MB of memory into (TEXTADDR-0x8000) + 2MB */ add r0, r4, #(TEXTADDR - 0x8000) >> 18 mov r3, #0x0000000c @ SECT_CACHEABLE | SECT_BUFFERABLE orr r3, r3, r8 add r3, r3, r5 str r3, [r0], #4 add r3, r3, #1 << 20 str r3, [r0], #4 add r3, r3, #1 << 20 #ifdef DEBUG /* Map in IO space * This allows debug messages to be output via a serial * before/while paging_init. */ add r0, r4, #0x3800 orr r3, r6, r8 add r2, r0, #0x0800 1: str r3, [r0], #4 add r3, r3, #1 << 20 teq r0, r2 bne 1b #ifdef CONFIG_ARCH_VNC add r0, r4, #0x3f00 add r0, r0, #0x00f8 mov r3, #0x7c000000 orr r3, r3, r8 str r3, [r0], #4 add r3, r3, #1 << 20 str r3, [r0], #4 #endif #endif #ifdef CONFIG_ARCH_RPC /* Map in screen at 0x02000000 & SCREEN2_BASE * Similar reasons here - for debug, and when things go * wrong to a certain extent. This is of limited use to * non-Acorn RiscPC architectures though. */ teq r5, #0 addne r0, r4, #0x80 @ 02000000 movne r3, #0x02000000 orrne r3, r3, r8 strne r3, [r0] addne r0, r4, #0x3600 @ d8000000 strne r3, [r0] #endif @ @ The following should work on both v3 and v4 implementations @ mov lr, pc mov pc, r10 @ Call processor flush (returns ctrl reg) adr r5, __entry sub r10, r10, r5 @ Make r10 PIC ldr lr, .Lbranch mcr p15, 0, r0, c1, c0 @ Enable MMU & caches. In 3 instructions @ we lose this page! mov pc, lr .Lerror: #ifdef CONFIG_ARCH_RPC /* Turn the screen red on a error - RiscPC only. */ 1: mov r0, #0x02000000 mov r3, #0x11 orr r3, r3, r3, lsl #8 orr r3, r3, r3, lsl #16 str r3, [r0], #4 str r3, [r0], #4 str r3, [r0], #4 str r3, [r0], #4 #endif b 1b .Lbranch: .long .Lalready_done_mmap @ Real address of routine @ DEC EBSA110 (pg dir phys, phys ram start, phys i/o) .LCMachTypes: .long SYMBOL_NAME(swapper_pg_dir) - 0xc0000000 @ Address of page tables (physical) .long 0 @ Address of RAM .long 0xe0000000 @ I/O address .long 0 @ Acorn RiscPC .long SYMBOL_NAME(swapper_pg_dir) - 0xc0000000 + 0x10000000 .long 0x10000000 .long 0x03000000 .long 0 @ EBSIT ??? .long SYMBOL_NAME(swapper_pg_dir) - 0xc0000000 .long 0 .long 0xe0000000 .long 0 @ NexusPCI .long SYMBOL_NAME(swapper_pg_dir) - 0xc0000000 + 0x40000000 .long 0x40000000 .long 0x10000000 .long 0 @ DEC EBSA285 .long SYMBOL_NAME(swapper_pg_dir) - 0xc0000000 @ Address of page tables (physical) .long 0 @ Address of RAM .long 0x24000000 @ I/O base address (0x42000000 -> 0xFE000000) .long 0 @ Corel VNC .long SYMBOL_NAME(swapper_pg_dir) - 0xc0000000 @ Address of page tables (physical) .long 0 @ Address of RAM .long 0x24000000 @ I/O base address (0x42000000 -> 0xfe000000) .long 0 @ CATS .long SYMBOL_NAME(swapper_pg_dir) - 0xc0000000 @ Address of page tables (physical) .long 0 @ Address of RAM .long 0x24000000 @ I/O base address (0x42000000 -> 0xfe000000) .long 0 @ tbox .long SYMBOL_NAME(swapper_pg_dir) - 0xc0000000 + 0x80000000 .long 0x80000000 @ Address of RAM .long 0x00400000 @ Uart .long 0 .LCProcTypes: @ ARM6 / 610 .long 0x41560600 .long 0xffffff00 .long 0x00000c12 b .Larmv3_flush_early @ arm v3 flush & ctrl early setup mov pc, lr @ ARM7 .long 0x41007000 .long 0xfffff000 .long 0x00000c12 b .Larmv3_flush_late @ arm v3 flush & ctrl late setup mov pc, lr @ ARM710 .long 0x41007000 .long 0xfff8f000 @ arm710 processors are weird .long 0x00000c12 b .Larmv3_flush_late @ arm v3 flush & ctrl late setup mov pc, lr @ StrongARM .long 0x4401a100 .long 0xfffffff0 .long 0x00000c02 b .Larmv4_flush_early b .Lsa_fastclock .long 0 .align .Larmv3_flush_early: mov r0, #0 mcr p15, 0, r0, c7, c0 @ flush caches on v3 mcr p15, 0, r0, c5, c0 @ flush TLBs on v3 mcr p15, 0, r4, c2, c0 @ load page table pointer mov r0, #0x1f @ Domains 0, 1 = client mcr p15, 0, r0, c3, c0 @ load domain access register mov r0, #0x3d @ ....S..DPWC.M orr r0, r0, #0x100 mov pc, lr .Larmv3_flush_late: mov r0, #0 mcr p15, 0, r0, c7, c0 @ flush caches on v3 mcr p15, 0, r0, c5, c0 @ flush TLBs on v3 mcr p15, 0, r4, c2, c0 @ load page table pointer mov r0, #0x1f @ Domains 0, 1 = client mcr p15, 0, r0, c3, c0 @ load domain access register mov r0, #0x7d @ ....S.LDPWC.M orr r0, r0, #0x100 mov pc, lr .Larmv4_flush_early: mov r0, #0 mcr p15, 0, r0, c7, c7 @ flush I,D caches on v4 mcr p15, 0, r0, c7, c10, 4 @ drain write buffer on v4 mcr p15, 0, r0, c8, c7 @ flush I,D TLBs on v4 mcr p15, 0, r4, c2, c0 @ load page table pointer mov r0, #0x1f @ Domains 0, 1 = client mcr p15, 0, r0, c3, c0 @ load domain access register mrc p15, 0, r0, c1, c0 @ get control register v4 bic r0, r0, #0x0e00 bic r0, r0, #0x0002 orr r0, r0, #0x003d @ I...S..DPWC.M orr r0, r0, #0x1100 @ v4 supports separate I cache mov pc, lr .section ".text.init",#alloc,#execinstr .Lsa_fastclock: mcr p15, 0, r4, c15, c1, 2 @ Enable clock switching mov pc, lr .LC0: .long SYMBOL_NAME(__entry) .long SYMBOL_NAME(machine_type) .long SYMBOL_NAME(__bss_start) .long SYMBOL_NAME(processor_id) .long SYMBOL_NAME(_end) .long SYMBOL_NAME(init_task_union)+8192 .align .Lalready_done_mmap: adr r4, .LC0 ldmia r4, {r3, r4, r5, r6, r8, sp} @ Setup stack add r10, r10, r3 @ Add base back in mov fp, #0 1: cmp r5, r8 @ Clear BSS strcc fp, [r5],#4 bcc 1b str r1, [r4] @ Save machine type str r9, [r6] @ Save processor ID mov lr, pc add pc, r10, #4 @ Call post-processor init mov fp, #0 b SYMBOL_NAME(start_kernel) .text #ifdef DEBUG /* * Some debugging routines (useful if you've got MM problems and * printk isn't working). For DEBUGGING ONLY!!! */ #if defined(CONFIG_ARCH_RPC) .macro addruart,rx mov \rx, #0xe0000000 orr \rx, \rx, #0x00010000 orr \rx, \rx, #0x00000fe0 .endm .macro senduart,rd,rx strb \rd, [\rx] .endm .macro busyuart,rd,rx 1002: ldrb \rd, [\rx, #0x14] and \rd, \rd, #0x60 teq \rd, #0x60 bne 1002b .endm .macro waituart,rd,rx 1001: ldrb \rd, [\rx, #0x18] tst \rd, #0x10 beq 1001b .endm #elif defined(CONFIG_ARCH_EBSA110) .macro addruart,rx mov \rx, #0xf0000000 orr \rx, \rx, #0x00000be0 .endm .macro senduart,rd,rx strb \rd, [\rx] .endm .macro busyuart,rd,rx 1002: ldrb \rd, [\rx, #0x14] and \rd, \rd, #0x60 teq \rd, #0x60 bne 1002b .endm .macro waituart,rd,rx 1001: ldrb \rd, [\rx, #0x18] tst \rd, #0x10 beq 1001b .endm #elif defined(CONFIG_ARCH_EBSA285) .macro addruart,rx mov \rx, #0xfe000000 .endm .macro senduart,rd,rx str \rd, [\rx, #0x160] @ UARTDR .endm .macro busyuart,rd,rx 1001: ldr \rd, [\rx, #0x178] @ UARTFLG tst \rd, #1 << 3 bne 1001b .endm .macro waituart,rd,rx .endm #elif defined(CONFIG_ARCH_NEXUSPCI) .macro addruart,rx ldr \rx, =0xfff00000 .endm .macro senduart,rd,rx str \rd, [\rx, #0xc] .endm .macro busyuart,rd,rx 1001: ldr \rd, [\rx, #0x4] tst \rd, #1 << 0 bne 1001b .endm .macro waituart,rd,rx .endm #elif defined(CONFIG_ARCH_VNC) .macro addruart,rx mov \rx, #0xff000000 orr \rx, \rx, #0x00e00000 orr \rx, \rx, #0x000003f8 .endm .macro senduart,rd,rx strb \rd, [\rx] .endm .macro busyuart,rd,rx 1002: ldrb \rd, [\rx, #0x5] and \rd, \rd, #0x60 teq \rd, #0x60 bne 1002b .endm .macro waituart,rd,rx 1001: ldrb \rd, [\rx, #0x6] tst \rd, #0x10 beq 1001b .endm #else #error Unknown architecture #endif /* * Useful debugging routines */ ENTRY(printhex8) mov r1, #8 b printhex ENTRY(printhex4) mov r1, #4 b printhex ENTRY(printhex2) mov r1, #2 printhex: ldr r2, =hexbuf add r3, r2, r1 mov r1, #0 strb r1, [r3] 1: and r1, r0, #15 mov r0, r0, lsr #4 cmp r1, #10 addlt r1, r1, #'0' addge r1, r1, #'a' - 10 strb r1, [r3, #-1]! teq r3, r2 bne 1b mov r0, r2 b printascii .ltorg ENTRY(printascii) addruart r3 b 2f 1: waituart r2, r3 senduart r1, r3 busyuart r2, r3 teq r1, #'\n' moveq r1, #'\r' beq 1b 2: teq r0, #0 ldrneb r1, [r0], #1 teqne r1, #0 bne 1b mov pc, lr ENTRY(printch) addruart r3 mov r1, r0 mov r0, #0 b 1b .ltorg .bss hexbuf: .space 16 #endif |